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ABSTRACT 
Low-Frequency Series Loaded Resonant Inverter Characterization 
Alfredo Medina 
 
 Modern power systems require multiple conversions between DC and AC to deliver 
power from renewable energy sources. Recent growth in DC loads result in increased system 
costs and reduced efficiency, due to redundant conversions. Advances in DC microgrid systems 
demonstrate superior performance by reducing conversion stages. The literature reveals practical 
DC microgrid systems composed of wind and solar power to replace existing fossil fuel 
technologies for residential consumers. Although higher efficiencies are achieved, some 
household appliances require AC power; thus, the need for highly efficient DC to AC converters 
is imperative in establishing DC microgrid systems. Resonant inverter topologies exhibit zero 
current switching (ZCS); hence, eliminate switching losses leading to higher efficiencies in 
comparison to hard switched topologies. 
Resonant inverters suffer severe limitations mainly attributed to a load dependent 
resonant frequency. Recent advancements in power electronics propose an electronically tunable 
inductor suited for low frequency applications [24], [25]; as a consequence, frequency stability in 
resonant inverters is achievable within a limited load range. This thesis characterizes the 
operational characteristics of a low-frequency series loaded resonant inverter using a manually 
tunable inductor to achieve frequency stability and determine feasibility of utilization. Simulation 
and hardware results demonstrate elimination of switching losses via ZCS; however, significant 
losses are observed in the resonant inductor which compromises overall system efficiency. 
Additionally, harmonic distortion severely impacts output power quality and limits practical 
applications. 
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 Introduction 
1.1. Incentive 
Renewable energy has set the tone for the early 21st century. A consequence of Earth’s 
pollution, scarcity of resources, and overpopulation; all of which are human induced factors. At 
the heart of these issues is energy. Energy is the source of all matter and life in the universe; 
therefore, being conscious of the supply and use of energy is detrimental for the future of 
humanity. Now more than ever, researchers, scientists, and engineers are pushing for highly 
efficient self-sustainable systems to combat these issues.  
Crude oil, coal, and natural gas have historically supplied a majority of the world’s 
energy, as shown in Figure 1-1. These energy supplies are limited, emit pollutants, and are linked 
to global climate change [2]. Nuclear and bioenergy systems seem promising, but exhibit issues 
such as resource limitations, water use, land use, and have a considerable risk of catastrophe [3]. 
Research conducted by [3] proposes a completely self-sustainable energy system incorporating 
wind, water, and solar (WWS) power as early as 2050. The benefits of a WWS system extend to 
all facets of our society and include: low pollution, low cost, and a zero catastrophe risk [3]. 
While the technology for using renewable resources is available, [3] argues that “The obstacles to 
powering the world with wind, water, and sunshine are primarily social and political, not 
technical or economic”.  
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Figure 1-1: 1973 and 2013 world fuel shares of total primary energy supply, courtesy of [1] 
Policymaking plays a crucial role in promoting renewable energy sources. Policies 
supporting renewable energies, such as the recently adopted U.S. Clean Power Plan, are already 
under work. The Clean Power Plan establishes emission guidelines for existing fossil fuel 
powered electric generating units [4]. The guidelines limit existing power plant CO2 emissions 
and support renewable energy for both the generation and load side. These government policies 
are critical for the advancement of renewable energies. Figure 1-2 demonstrates capacity 
projections for solar and wind generation in the annual energy outlook (AEO) of 2015 with and 
without the proposed Clean Power Plan.  Note that with the proposed Clean Power Plan, solar and 
wind capacity in the year 2040 is expected to be 125% and 87%, respectively, greater than the 
reference case, which does not include the Clean Power Plan. Though these energies demonstrate 
a promising future on the supply side, an emphasis must also be placed on the electronics that 
govern generation, transmission, and distribution of renewable energy in order to yield high 
system efficiencies. 
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Figure 1-2: Capacity projections for solar and wind power, courtesy of [5] 
To understand the electronic requirements for WWS power, it is important to analyze the 
systems that govern the generation of electricity from renewable energy sources. Figure 1-3 
demonstrates a typical solar panel system. Solar panel systems produce DC power via the 
photovoltaic effect and use DC-DC converters to store energy in a battery bank. Figure 1-4 
demonstrates a typical wind power system. Wind power systems convert the mechanical energy 
of a rotating turbine to AC power via a generator. The rotation of the turbine is caused by wind 
current. The generated AC power is unpredictable and non-dispatchable, due to wind fluctuations; 
thus, an AC-DC converter is required to rectify AC power to store in a battery bank. Figure 1-5 
demonstrates a typical hydroelectric system. Hydroelectric systems also use a turbine to turn 
mechanical energy into AC power; however, the rotation of the turbine is caused by water 
current. Water power is inherently an uncontrollable energy source; though, dams are often used 
to regulate the amount of water flow and thus the amount of generated AC power. Note that the 
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hydroelectric dam is a dispatchable generating unit, thus may be connected directly to the grid. 
For the case of wind and solar, an inverter must be introduced in order to deliver energy to the 
AC grid. The need for multiple power conversions in wind and solar systems undesirably impacts 
the overall efficiency of the system. The efficiency is impacted even more when the AC power 
must be rectified to power DC devices such as laptops, cell phones, computers, etc. This proposes 
a problem between the current AC distribution system and the sought after renewable energy. 
 
 
Figure 1-3: Typical Solar Panel System 
5 
 
 
Figure 1-4: Typical Wind Power System 
 
Figure 1-5: Typical Hydroelectric System 
Recent advancements propose DC microgrid systems to combat the adverse effects of 
multiple power conversions [6]–[9]. Microgrid systems may be composed of distributed energy 
sources, such as the method proposed in [3], thus supporting WWS systems. Microgrids may be 
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designed as AC, DC, or hybrid AC/DC systems. In [6], AC and DC microgrids are compared and 
results show 15% less losses in the DC microgrid; however, the study was conducted with only 
DC loads. [7] also compares the AC and DC microgrids with an emphasis on economics and 
demonstrates that “DC microgrids could potentially improve microgrid economic benefits when 
the ratio of DC loads is high” [7]. The increasing demand of DC loads is described in [8] which 
suggests that high distortion loads be converted to a DC system to increase efficiency and 
decrease harmonic injection onto the AC grid. Though there is an increasing demand for DC 
loads, an AC system is still required to incorporate dispatchable generating units to meet a high 
energy demand when DC energy sources do not suffice [9].  
Although the generation and transmission of renewable energy sources may be 
accomplished via DC, there exists the need for AC power in various household applications. 
Household appliances requiring AC power include: fans, induction cooktops, compact fluorescent 
lights (CFL), air conditioners, refrigerators, microwaves, etc.; thus, the need for DC to AC 
conversion is necessary. The power requirements for these appliances may be met with the use of 
highly efficient point of load inverters. Current inverter technologies utilize switching topologies; 
however, this creates harmonics and reduces inverter efficiency. Resonant inverters eliminate 
switching losses by using resonance to accomplish DC to AC conversion. In addition, resonant 
inverters are highly efficient, since losses only occur in the parasitic resistance of components. 
However, the performance characteristics are highly dependent on the load and very little 
research has been conducted in this field. This thesis aims to design and analyze a 60Hz resonant 
inverter based on a maximum DC to AC voltage gain; thus, quantifying operating characteristics 
to determine feasibility of utilization. 
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1.2. Scope 
The scope of this thesis is limited to the analysis and simulation of a low frequency series 
loaded resonant (SLR) inverter. The author uses a transfer function method to develop a 
mathematical model of the SLR inverter and proposes a design strategy for maximum DC to AC 
gain. The load dependent performance characteristics of the SLR inverter are analyzed using the 
derived mathematical model. These performance characteristics include: resonant frequency, 
output voltage, efficiency, and quality factor. The model assumes low frequency operation and 
does not account for high frequency parasitic components. In addition, the model assumes a 
purely resistive load and does not account for leading or lagging loads. The developed model is 
compared to hardware and simulation via LTSpice.   
1.3. Organization 
The following thesis chapter presents an introduction to inverters, followed by survey on 
existing inverter topologies, and ends with a justification of the proposed SLR inverter topology. 
Chapter 3 establishes the requirements of the proposed SLR inverter. Chapter 4 forms the basis of 
the thesis, and focuses on the analysis and simulation of the proposed SLR inverter. Chapter 5 
compares and analyzes results from simulation and the derived model. This thesis ends in chapter 
6 with a summary of the performed work, recommendation of potential SLR inverter 
applications, and recommendation of future SLR inverter developments. 
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 Background 
2.1. Inverter History 
The idea of controlling current flow using gates in conjunction with phase delay to 
modulate AC power was first proposed in the early 1920’s [11]. Those that proposed this new 
idea are not known; however, in 1925 David Prince wrote an article titled “The Inverter” and is 
credited for establishing the term “inverter”, as cited in [11]. Initial inverter technologies 
incorporated mechanical commutation and vacuum tube devices [11]. Mechanical commutation 
inverters (Rotary Inverters) use the rotation of a motor to route DC to an AC load. Vacuum tube 
inverters use vacuum tube devices as valves to direct the flow of current. These inverters were 
eventually deemed obsolete, due to the rise of semi-conductor technology which yielded higher 
efficiencies and controllability. In present day, the majority of inverters use semi-conductor 
technology to convert DC to AC. 
2.2. Inverter System 
Modern day inverters use semi-conductor technology to route electrical energy via 
switching and forms the foundation of inverter functionality. Though all inverters use semi-
conductor switches, inverter systems differ significantly in performance, cost, and size. The 
typical inverter system is shown in Figure 2-1. Note that in addition to the inverter stage, an input 
power conditioning stage, control stage, and output filtering stage are used to increase system 
performance and reliability. Although this thesis focuses on the inverter power stage, it is 
imperative that the reader understand the significance of each stage in the inverter system. 
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Figure 2-1: Typical inverter system 
2.2.1. Input Stage 
The input stage is composed of a DC-DC converter used to regulate the DC bus 
voltage supplied to the inverter stage. This stage is commonly used in solar power inverters to 
draw the maximum amount of power from a solar panel, known as maximum power point 
tracking (MPPT) [12]. In addition to MPPT, the input stage reduces the low frequency 
current ripple current generated by the inverter stage; thus, reducing the distortion effecting 
the grid. 
Alternately, the input may be an AC source such as the case with variable speed 
drives. In the occurrence of an AC source, the input stage is composed of an AC-DC 
converter, also known as a rectifier. Variable speed drives augment the frequency of the AC 
source to drive electronic motors [13]. For variable speed drives, the input stage must both 
rectify and regulate the DC bus voltage of the inverter stage. Rectification contributes 
distortion to the line power, in addition to the distortion generated by the inverter stage; thus 
complicating the filtering task of the input stage. 
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2.2.2. Control Stage 
The control stage generates electrical signals that trigger the inverter stage switches. 
Furthermore, feedback in the control stage regulates system parameters including 
temperature, output voltage, and output frequency. It is important to note that extensive 
research exists in the field of inverter controls, thus only a few of the most commonly 
regulated parameters are mentioned. Control systems vary in complexity and size depending 
on the application and fidelity of the system.  
2.2.3. Output Filter Stage 
The output filtering stage attenuates high frequency harmonics generated by 
switching in the inverter stage. Typically, the inverter stage outputs a desired low frequency 
and an undesirable high switching frequency. The responsibility of the output filter is to 
attenuate the harmonics of the high switching frequency. The resulting frequency content of 
the output is the fundamental component of the low frequency signal. These filters are 
typically exhibit either low-pass or band-pass frequency response. 
2.2.4. Inverter Stage 
The inverter stage is composed of an essential topology used to convert DC to AC 
and is the focus of this thesis. Issues with the inverter power stage include input current 
ripple, output current/voltage distortion, and efficiency. The input current ripple is a result of 
the output AC power demand causing distortion of the line current and may be detrimental to 
electro-magnetic compliance (EMC). These distortions are typically handled by the input 
stage. Output current and voltage distortion is caused by the harmonics associated with the 
switching frequency. These harmonics reduce efficiency and compromise the stability of 
sensitive loads. Overall, the inverter stage must diminish switching harmonics while 
maintaining a high efficiency. 
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2.3. Half-Bridge Inverter 
The half-bridge inverter is the most basic circuit for converting DC to AC. The topology 
uses a minimum of 2 switches to accomplish inverter functionality. The half-bridge inverter is 
only capable of generating two output voltage states, which correspond to the positive and 
negative rails of the input DC voltages. The half-bridge inverter is shown in Figure 2-2.   
 
Figure 2-2: Half-bridge inverter 
When SW1 is on and SW2 is off, a positive voltage is applied to the load. When SW1 is 
off and SW2 is on, a negative voltage is applied to the load. When both switches are off the 
voltage across a purely resistive load is 0V; however, if the load is either capacitive or inductive 
the output voltage state is unknown. The unknown voltage state is not used, since it cannot be 
defined. When both switches are on, a short is created between the terminals of the DC input 
voltage. Both switches are ensured to never be on at the same time to avoid shorting the supply. 
The practical states of the half-bridge are summarized in Table 2-1. This forms the basis of the 
operation for the half-bridge inverter. A brief discussion on control strategies encompasses the 
performances of the half-bridge topology. 
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Table 2-1: Half-bridge inverter output voltage states 
S1 S2 VOUT Schematic 
ON OFF +VDC/2 
 
OFF ON -VDC/2 
 
 
2.3.1. Controls 
Control strategies for the half bridge inverter are limited by the available output 
voltage states. A simple strategy consists of alternating between output voltage states by half 
a period to produce an AC square wave. This method is known as the square wave 
modulation [14]. Square wave modulation contains odd harmonics of the fundamental 
frequency, thus requiring extensive filtering to isolate the fundamental frequency. The 
generated harmonics reduce efficiency and power quality; thus, making the control strategy 
undesirable to high power applications. These deficiencies may be prevented by 
implementing selective harmonic elimination (SHE) or bipolar sinusoidal pulse width 
modulation (SPWM) method [14]. Each method possesses unique characteristics and are 
highlighted to identify suitable applications. 
The SHE method demonstrates improved efficiency and power quality relative to the 
square wave inverter [14]. SHE requires mathematically generating timing between the two 
output voltage states to effectively null harmonics of the fundamental frequency. The 
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mathematical generation of switching states is achieved using Fourier analysis [14]. The 
output waveform and frequency spectrum of the SHE method is abstracted from [14], where 
the third and fifth order harmonics are eliminated. This control strategy is worthy of 
applications where an unwanted harmonic is significant or may cause instability, such as the 
triplen harmonics associated with power systems. Unfortunately, the harmonics produced by 
SHE are significantly close to the fundamental frequency, thus complicating the task of 
filtering. Even though SHE is capable of eliminating harmonics, the applications of the 
method are limited and higher efficiencies are achieved using bipolar sinusoidal pulse width 
modulation (SPWM). 
SPWM is the most common control method for inverters and the bipolar SPWM 
method is the simplest to implement. Implementation of bipolar SPWM is realized by 
comparing a sinusoidal wave of a desired low frequency to a higher frequency triangle wave 
[14]. The resulting control signals are used to drive the switches in the half-bridge topology. 
The benefit of bipolar SPWM is the separation of the sine wave fundamental frequency from 
the high switching frequency; thus, reducing the filtering requirement and increasing the 
quality and efficiency of the AC output. In addition, the amplitude of the output voltage is 
controllable by selecting the ratio between the triangular and sinusoidal waveforms [14]. The 
drawback of the bipolar SPWM method is the increased need for controls, thus increasing the 
cost of the system relative to the square wave method. Additionally, the resulting ac output 
waveform contains significant high frequency pulses that introduce additional switching 
losses in the inverter as well as Electromagnetic Interference (EMI) noise. 
2.3.2. Strengths and Weaknesses 
The simplicity of the half-bridge topology results in two main advantages. Low 
system costs are achieved, since minimal components are required for half bridge operation. 
In addition, simple control strategies further reduce system costs. Although the half-bridge 
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topology offers a low cost system, the performance of the topology is severely impacted 
relative to other topologies, which are discussed in the following sections. Additional 
advantage includes effective use of its transformer due to the four-quadrant flux excursion 
which implies smaller sized transformer compared to other isolated topologies which utilizes 
one quadrant of their transformer’s B-H curve. 
The disadvantages of this topology are mainly due to minimized output voltage states 
and the requirement of a split supply. Since only two output voltage states are achievable, 
limited control strategies may be implemented in the half-bridge. A split supply is achieved 
using two well matched capacitors [14]; however, low frequency switching applications 
cause voltage imbalances in this split supply method [16]. In addition, voltage imbalances 
also occur as a result of leakage currents in the capacitors [15]. Balancing resistors are used to 
achieve equal voltages, though this introduces losses to the system. The literature, [15] and 
[16], demonstrates methods to achieve voltage balance. [16] proposes the use of a constant 
frequency control to achieve voltage balance; though, this comes at the cost of reduced 
efficiencies at lighter loads.  
2.4. Full-Bridge Inverter 
The full bridge inverter, also known as the H-bridge, incorporates a total of four switches 
and is shown in Figure 2-3. The full bridge may achieve a maximum of three states and the 
requirement for a split supply is eliminated. 
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Figure 2-3: Full bridge inverter 
When SW1 and SW4 are on, SW2 and SW3 are off, resulting in a positive voltage across 
the load. When SW2 and SW3 are on, SW1 and SW4 are off, resulting in a negative voltage 
across the load. A zero voltage state is achieved when both SW1 and SW2 are on, or when both 
SW3 and SW4 are on. SW1 and SW3 form a leg of the inverter, and the two switches should 
never be on at the same time to prevent shorting the DC supply. Likewise, SW2 and SW4 form 
another leg and should never be on at the same time. 
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Table 2-2: Full bridge inverter output voltage states 
S1 S2 S3 S4 Vout Schematic 
OFF ON ON OFF +VDC 
 
ON OFF OFF ON -VDC 
 
ON ON OFF OFF 0V 
 
OFF OFF ON ON 0V 
 
2.4.1. Controls 
The full bridge topology is capable of employing the control strategies proposed for 
the half-bridge inverter; however, these strategies do not make use of the 0V state. Thus, 
conventional control strategies for the half-bridge topology offer limited performance. A 
unipolar SPWM control method is employed to effectively utilize all states of the full bridge 
topology, thus increasing performance [14]. 
The unipolar SPWM method overcomes the deficiencies of the bipolar SPWM 
method by utilizing more switching states. In addition to the aforementioned DC rail 
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voltages, the unipolar SPWM method utilizes the zero voltage state of the full bridge 
topology. Controls are realized by comparing two sinusoidal reference signals of a 
fundamentally low frequency to a high frequency triangular wave [14]. The two sinusoidal 
reference signals have the same frequency, but are out of phase by 180°. 
Similar to bipolar SPWM, unipolar SPWM utilizes a series of pulses with modulated 
duty cycles; however, the zero voltage state is used to effectively suppress transient switching 
voltages. This reduces the filtering requirement of the output filtering stage, since harmonics 
of the switching frequency are diminished. The disadvantage of the unipolar method is the 
increased need for controls, since a secondary reference signal is required [14]. The increase 
in controls corresponds to an increase in system price; thus, unipolar SPWM method is 
commonly used in high performance systems where efficiency, power quality, and cost must 
be optimized. 
2.4.2. Strengths and Weaknesses 
The benefit of the full bridge inverter lies within the additional 0V state. Utilizing 
this state diminishes switching voltage transients, which in turn reduces output voltage 
harmonic content. The reduced harmonic content of the output voltage eases the filtering 
requirement of the output filter; thus reducing the size and cost of the output filter. 
Additionally, the full bridge topology is susceptible to supplementary switching techniques 
relative to the half-bridge, which increase system performance flexibility. For these reasons, 
the full bridge topology is implemented in systems where power quality and efficiency must 
be balanced with system cost. 
Disadvantages of the full-bridge inverter include the use of more switches. The 
increased number of switches results in greater conduction losses. Additionally, switching 
losses increase as a result of the increase in the number of switches. Furthermore, controls are 
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required to drive the four switches, which grows control system complexity and requires 
peripheral functions to accurately control switching.  
2.5. Multi-Level Inverter 
The multi-level inverter combines multiple discrete voltage levels to form an AC output. 
The topology of a three level inverter is demonstrated in Figure 2-4. Though this figure only 
demonstrates the topology for a three level inverter, it is important to remember that this concept 
may be extracted to multiple levels by stacking multiple switches to increase the number of 
allowed states. Note that increasing the number of states directly increases the number of split 
supplies required; thus complicating the topology, since voltage balance for each source would be 
required.  
 
Figure 2-4: Three-level inverter 
The operation of the multi-level inverter is achieved by alternating states of the inverter. 
To define the practical use of the multi-level inverter, the switching states of a 3-level inverter are 
demonstrated in Table 2-3. In a 3-level inverter a total of 5 states are achievable. The practical 
voltage states are as follows: +VDC, +0.5VDC, 0V, -0.5VDC, and –VDC.  
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Table 2-3: Three level multi-level inverter output voltage states 
S1 S2 S3 S4 S5 S6 S7 S8 Vout Schematic 
OFF OFF ON ON ON ON OFF OFF +𝑉𝐷𝐶 
 
ON ON OFF OFF OFF OFF ON ON −𝑉𝐷𝐶 
 
OFF OFF ON OFF ON ON OFF OFF +𝑉𝐷𝐶
2
 
 
OFF OFF ON ON OFF ON OFF OFF 
+𝑉𝐷𝐶
2
 
 
ON ON OFF OFF OFF OFF ON OFF 
−𝑉𝐷𝐶
2
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OFF ON OFF OFF OFF OFF ON ON 
−𝑉𝐷𝐶
2
 
 
OFF OFF ON ON OFF OFF ON ON 0V 
 
ON ON OFF OFF ON ON OFF OFF 0V 
 
 
2.5.1. Controls 
Control of the multi-level inverter is implemented using a multi-level unipolar 
SPWM method. The maximum switch stress for the multi-level inverter topology is VDC/2, 
which is evident by the switching states shown in Table 2-3: Three level multi-level inverter 
output voltage states. This makes the multi-level inverter suitable for high voltage 
applications, since switching losses are minimized, due to the reduced voltage stress. The 
multi-level unipolar SPWM method is the most common for multi-level inverter topologies 
[17]. Although many multi-level SPWM strategies exist, all methods compare a triangular 
waveform reference to a sinusoidal reference to generate control signals [17]. Strategies 
shown in [17] differ by altering the phase and offset of the reference signals. The control 
signals required for multi-level inverters increase as the number of levels increases; however, 
these systems exhibit high efficiencies and flexible performance at high power demands [18].  
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2.5.2. Strengths and Weaknesses 
Performance of the multi-level inverter is adjustable depending on the application. As 
discussed, the topology of the inverter is adjustable to accommodate the amount of necessary 
states for a given design. This suits high voltage applications well, since the voltage stress 
induced on switches is inversely proportional to the number of states. This means that for a 
high voltage application, many switches may be stacked to reduce switch voltage stress with 
minimal impact on performance [18]. In addition, the diminished switching transients reduce 
the harmonic content of the output, thus reducing the filtering requirement of the output filter. 
This leads to a reduced cost and size of the output filtering stage.  
Though these systems exhibit excellent performance, the caveat is an increase in 
controls and components. Greater system performance is achieved by increasing the number 
of allotted switching states. In turn, this causes an increase in the size and cost of the control 
system. Efforts to reduce components are demonstrated in [19]; however, isolated DC 
supplies are required for each level of the inverter, which increases cost of the input stage of 
the inverter system. Moreover, multi-level inverters require split supplies to achieve switch 
voltage stress reduction; thus, the same issues regarding voltage balancing presented in [15] 
and [16] plague the multi-level inverter. Though multi-level inverter is complex and 
expensive when compared to full and half-bridge topologies, these systems are an excellent 
fit for high power, high voltage systems that require performance flexibility. 
2.6. Resonant Inverter 
The resonant inverter is unlike previously discussed topologies, as the output voltage 
waveform does not contain discrete voltage levels. Instead, a step input is applied to a second 
order system to induce an underdamped response, resulting in a sinusoidal voltage output. A 
series loaded half-bridge resonant inverter is shown in Figure 2-5. Although variations of the 
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resonant inverter topology exist [20], the focus of this thesis is the series loaded resonant inverter, 
due to the potential for high efficiencies as switching losses are eliminated.  
 
Figure 2-5: Series loaded resonant inverter 
Similar to the half-bridge topology, the resonant inverter is only capable of two states for 
the output voltage; however, a NPC configuration is not necessary, since the output capacitor 
eliminates the DC component of the output. To achieve these states, a step response is introduced 
to a second order system composed of inductor, capacitor, and load resistor. The resonant 
frequency of the network is designed to be equivalent to the desired output frequency. When the 
inverter switches between states, the resonant network causes an oscillation at the output of the 
inverter. The output states of the series resonant inverter are summarized in Table 2-4. 
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Table 2-4: Series loaded resonant inverter output voltage states 
S1 S2 Vout Schematic 
ON OFF VDC*A(t)*sin(ωt) 
 
OFF ON -VDC*A(t)*sin(ωt) 
 
 
Note that the output of SLR inverter is not exactly sinusoidal. An additional term, A(t), is 
used to describe the time domain output of the SLR inverter. This term attenuates the sinusoid 
and is a function of time. This term is further discussed in the following chapter. The literature 
demonstrates a great focus on resonant inverters for induction cooktops and ballasts for lighting 
[21][22]. These applications require high frequency operation; however, this thesis aims to model 
the SLR inverter in low frequency applications to identify suitable applications. 
2.6.1. Controls 
Control of the series loaded resonant inverter is realized by square wave modulation. 
This is the simplest control strategy for inverters. Ideally, the frequency spectrum will only 
contain a fundamental frequency equivalent to the resonant frequency of the LC network; 
24 
 
however, switching transients induce harmonics causing distortion of the output. The effects 
of harmonic distortion are characterized in this thesis. It is important to note that significant 
path losses contribute to the overall distortion of the output. The influence of path loss is 
investigated to determine suitable applications for the low frequency SLR inverter.  
The self-oscillating nature of the resonant inverter allows for control without the need 
of a controller. This is evident in [23] where an IC-less control system for self-resonating 
structures is demonstrated. Energy is coupled from the main inductor to drive the half-bridge 
switches. This is a good solution for high frequency applications; however, low-frequencies 
require significant windings to drive switches.  Nevertheless, a solution may be constructed 
using the information from [23] to develop a self-oscillating control suited for low 
frequencies.  
2.6.2. Strengths and Weaknesses 
The simplicity of the resonant inverter is a major benefit, since only 2 switches are 
required. The simple two switch topology minimizes conduction losses and system size. In 
addition, the resonant nature of the inverter results in zero-current switching (ZCS), thus 
eliminating switching losses allowing for high voltage operation. Control of the resonant 
inverter is achieved using a simple square wave technique, which results in reduced size and 
cost of the control system. These benefits allow high voltage operation leading to increased 
efficiencies; however, frequency stability limits applications for the SLR inverter. 
Although resonant inverter has the potential of being a high performance inverter, 
frequency stability is highly load dependent. Output voltage and frequency are both 
dependent on load and resistive parasitic in the series LC path. These parameters are difficult 
to control since a change in the load will effectively change the performance of the inverter. 
Although these flaws are well known to limit resonant inverter operation, little research has 
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been conducted on the characterization of these limitations. This thesis characterizes the 
series loaded resonant topology to further understand the limitations and practicality of use. 
2.6.3. Advancements 
Advancements in the field of power electronics suggest an electronically tunable 
inductor [23][25][26]. Electro-tunable inductor technology has existed in the past for RF 
applications [23]; however, recent advancements demonstrate larger tuning ranges and 
increased quality factors all within lower operational frequencies [25][26]. The magneto-
electric inductor is reported to have a tuning range of up to 370% (Lmax/Lmin=370%) [25]. 
Additionally, quality factors up to 24 have been reported, though dependent on control 
voltage. These advancements may be a feasible solution to the frequency stability concerning 
resonant inverters. The frequency range required to maintain stability is demonstrated in this 
thesis. In addition, a design methodology is presented to determine optimum selection of 
inductance for the SLR inverter based on load and desired frequency of operation. 
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 Resonant Inverter Characterization 
A model is developed to determine the optimal selection of inductance and capacitance 
for the series loaded resonant inverter. A transfer function method is used to develop the SLR 
inverter model in the frequency domain, followed by a Laplace transformation to determine a 
solution in the time domain. Similar models exist in the literature, [27]; however, this method 
uses a phase plane trajectory to analyze the model. The phase plane trajectory model lends well 
for analyzing stability, though fails to identify RMS output voltage and efficiency. The proposed 
model analyzes RMS output voltage/current, efficiency, and determines component sizing of 
inductor, capacitor, and switches. In addition, a design strategy to select optimum inductance and 
capacitance is presented. The optimal selection of inductance and capacitance is based on a well 
characterized load and desired frequency of operation.  
3.1. Series Loaded Resonant Inverter Model 
The SLR model is first developed by applying the voltage divider equation to the circuit 
shown in Figure 3-1, which demonstrates the frequency domain representation of the RLC 
network at the SLR inverter output. The resulting equation is shown below. 
 
Figure 3-1: Frequency domain representation of output RLC network 
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𝑉𝑜 = 𝑉𝑖𝑛
𝑅𝐿
𝑅𝐿 + 𝑅𝑠 + 𝑅𝑒𝑠𝑟 + 𝑅𝐷𝑆(𝑜𝑛) + 𝑠𝐿 +
1
𝑠𝐶
 (3-1) 
 
Equation (3-1) accounts for the inductor winding resistance, 𝑅𝑠, capacitor equivalent 
series resistance, 𝑅𝑒𝑠𝑟, and MOSFET on resistance, 𝑅𝐷𝑆(𝑜𝑛). The summation of these resistances 
are referred to as the total series resistance, 𝑅𝑡𝑜𝑡𝑎𝑙, shown below. 
 
𝑅𝑡𝑜𝑡𝑎𝑙 = 𝑅𝐿 + 𝑅𝑠 + 𝑅𝑒𝑠𝑟 + 𝑅𝐷𝑆(𝑜𝑛) (3-2) 
 
A step input is introduced to the transfer function to account for the switching between 
states of the half-bridge inverter. The Laplacian step input is given below.  
 
𝑉𝑖𝑛 =
𝑉𝐷𝐶
𝑠
 (3-3) 
  
Combining equations (3-1), (3-2), and (3-3) results in, 
𝑉𝑜 =
𝑉𝐷𝐶
𝑠
∗
𝑅𝐿
𝑅𝑡𝑜𝑡𝑎𝑙 + 𝑠𝐿 +
1
𝑠𝐶
=
𝑉𝐷𝐶𝑅𝐿
𝐿
∗
1
𝑠2 + 𝑠
𝑅𝑡𝑜𝑡𝑎𝑙
𝐿 +
1
𝐿𝐶
 
Completing the square for the denominator, 
𝑉𝑜 =
𝑉𝐷𝐶𝑅𝐿
𝐿
∗
1
(𝑠 +
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
+
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2 
Fitting the function for an exponentially decaying sine wave, which is a known Laplace 
transformation, 
𝑉𝑜 =
𝑉𝐷𝐶𝑅𝐿
𝐿
∗
1
√ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
∗
√ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
(𝑠 +
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
+
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2 
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Taking the inverse Laplace Transform, 
𝑣𝑜(𝑡) =
[
 
 
 
𝑉𝐷𝐶𝑅𝐿
𝐿√
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
]
 
 
 
∗ [𝑒
−(
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )𝑡] ∗ [sin(√
1
𝐿𝐶
− (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
)
2
)𝑡] ∗ 𝑢(𝑡)
=
[
 
 
 
𝑉𝐷𝐶𝑅𝐿
√𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
]
 
 
 
∗ [𝑒
−(
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )𝑡] ∗ [sin(√
1
𝐿𝐶
− (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
)
2
)𝑡] ∗ 𝑢(𝑡) 
The above equation may be reduced by assuming the parameters RL, Rtotal, L, and C are 
constant. Constants are used to simplify the derived equation and their significance is defined 
below. 
Note that the sine wave is attenuating by a constant factor, 𝛼. This is known as the 
attenuation factor and determines the rate at which the sine wave attenuates and is defined below. 
𝛼 =
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
 
(3-4) 
 
The resonant frequency is defined in equation (3-5). The resonant frequency is the ideal 
frequency of resonance for the case where resistance is absent in the series path. In practice, 
series resistances are always present and thus affect the frequency of the resonating output. 
𝜔𝑜 = √
1
𝐿𝐶
 
(3-5) 
  
The actual frequency of the sine wave resonance is known as the damped frequency, 𝜔𝑑. 
Equation (3-6) demonstrates the damped frequency as a function of the total series resistance. 
Note that as the resistance of the series path increases the damped frequency decreases. This 
brings about an important concern with resonant inverters, since a load change will inherently 
cause a deviation in frequency. 
29 
 
𝜔𝑑 = √
1
𝐿𝐶
− (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
)
2
= √𝜔𝑜2 − 𝛼2 
(3-6) 
  
 
The characteristic impedance is defined by equation (3-7). The characteristic impedance 
is known as the natural resistance of the second order system, when series path resistances are 
absent. 
𝑍𝑜 = √
𝐿
𝐶
 (3-7) 
  
The total effective impedance is defined in equation (3-8). In practice, series path 
resistances are always present, thus diminishing the effective impedance of the second order 
system. 
𝑍𝑒𝑓𝑓 = √
𝐿
𝐶
− (
𝑅𝑡𝑜𝑡𝑎𝑙
2
)
2
= √𝑍𝑜
2 − (𝑎𝐿)2 (3-8) 
  
Equations (3-4) to (3-8) simplify the output voltage to the equation shown below. 
𝑣𝑜(𝑡) = [
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
] ∗ [𝑒−𝛼𝑡] ∗ [sin𝜔𝑑𝑡] ∗ 𝑢(𝑡) 
(3-9) 
  
Equation (3-9) is the result of a step input to the second order system formed by series R, 
L, C components. This step input occurs at the SLR inverter switch node. A positive step input 
occurs when the low side switch turns off and the high side switch turns on. Similarly, a negative 
step input occurs when the high side switch turns off and the low side switch turns on. For a 
negative step input, the output voltage described by equation (3-9) is negative. In both cases, the 
circuit parameters are equivalent, except for the polarity of the step input. The SLR inverter 
transitions between positive and negative voltage states every half-period established by the 
damped resonant frequency ωd. Initial conditions are ignored for every switching transition to 
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simplify the mathematical model of the SLR inverter. The mathematical model of the SLR 
inverter is provided below. 
𝑣𝑜(𝑡) = 𝐴 ∗ [
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
] ∗ [𝑒−𝛼𝑡] ∗ [sin𝜔𝑑𝑡]  {
𝐴 = 1,         0 ≤ 𝜔𝑑𝑡 < 𝜋
𝐴 = −1, 𝜋 ≥ 𝜔𝑑𝑡 < 2𝜋
 (3-10) 
  
The voltage was derived for a purely resistive load; thus, Ohm’s law is used to find the 
corresponding output current. 
𝑖𝑜(𝑡) =
𝑣𝑜(𝑡)
𝑅𝐿
= 𝐴 ∗ [
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
] ∗ [𝑒−𝛼𝑡] ∗ [sin𝜔𝑑𝑡] {
𝐴 = 1, 0 ≤ 𝜔𝑑𝑡 < 𝜋
𝐴 = −1, 𝜋 ≥ 𝜔𝑑𝑡 < 2𝜋
 (3-11) 
  
Equations (3-4) to (3-11) define the output voltage and current of the SLR inverter. It is 
important to note that these equations disregard initial conditions. Impact of initial conditions are 
further discussed in the analysis section of this thesis. An analysis of the derived model reveals 
pertinent system parameters described below. 
3.2. RMS Output Voltage/Current 
Solving for the root mean square (RMS) of the output voltage where 𝑣𝑜(𝑡) is given in 
equation (3-10) and the RMS is defined as, 
𝑉?̃? = √
1
𝑇𝑑
∫ 𝑣𝑜2(𝑡) 𝑑𝑡
𝑇𝑑/2
−𝑇𝑑/2
 
where 𝑇𝑑 is the period of the damped oscillation, 
𝑇𝑑 =
2𝜋
𝜔𝑑
=
2𝜋
√ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
 
(3-12) 
 
and, 
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𝑣𝑜
2(𝑡) = [(
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
) (𝑒−𝛼𝑡)(sin𝜔𝑑𝑡)]
2
= (
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
)
2
(𝑒−2𝛼𝑡)(sin2𝜔𝑑𝑡) 
By the half angle identity, 
𝑣𝑜
2(𝑡) =
1
2
(
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
)
2
(𝑒−2𝛼𝑡)(1 − cos 2𝜔𝑑𝑡) 
 
𝑣𝑜(𝑡)
2 repeats every half cycle. The integral is performed for a half period using symmetry, 
𝑉?̃? = √
1
𝑇𝑑
∫ 𝑣𝑜2(𝑡) 𝑑𝑡
𝑇𝑑/2
−𝑇𝑑/2
= √
2
𝑇𝑑
∫ 𝑣𝑜2(𝑡) 𝑑𝑡
𝑇𝑑/2
0
= √
2
𝑇𝑑
∫
1
2
(
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
)
2
(𝑒−2𝛼𝑡)(1 − cos2𝜔𝑑𝑡) 𝑑𝑡
𝑇𝑑/2
0
 
𝑉?̃? = √
1
𝑇𝑑
(
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
)
2
∫ (𝑒−2𝛼𝑡)(1 − cos 2𝜔𝑑𝑡) 𝑑𝑡
𝑇𝑑/2
0
 
(3-13) 
  
The integral of equation (3-13) is solved using a table of integrals [28]. The solution is shown 
below, 
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∫ (𝑒−2𝛼𝑡)(1 − cos 2𝜔𝑑𝑡) 𝑑𝑡
𝑇𝑑
2
0
= ∫ (𝑒−2𝛼𝑡) 𝑑𝑡
𝑇𝑑
2
0
−∫ (𝑒−2𝛼𝑡)(cos2𝜔𝑑𝑡) 𝑑𝑡
𝑇𝑑
2
0
=
𝑒−2𝛼𝑡
−2𝛼
−
𝑒−2𝛼𝑡
(2𝜔𝑑)2 + (−2𝛼)2
(2𝜔𝑑 sin 2𝜔𝑑𝑡 − 2𝛼 cos 2𝜔𝑑𝑡)|
0
𝑇𝑑
2
= 𝑒−2𝛼𝑡 (
1
−2𝛼
−
1
(2𝜔𝑑)2 + (−2𝛼)2
(2𝜔𝑑 sin2𝜔𝑑𝑡 − 2𝛼 cos 2𝜔𝑑𝑡))|
0
𝑇𝑑
2
= 𝑒−2𝛼
𝑇𝑑
2 (
1
−2𝛼
−
1
(2𝜔𝑑)2 + (2𝛼)2
(2𝜔𝑑 sin2𝜔𝑑
𝑇𝑑
2
− 2𝛼 cos2𝜔𝑑
𝑇𝑑
2
))
− 𝑒0 (
1
−2𝛼
−
1
(2𝜔𝑑)2 + (2𝛼)2
(2𝜔𝑑 sin0 − 2𝛼 cos 0))
= 𝑒−𝛼𝑇𝑑 (
1
−2𝛼
+
2𝛼
(2𝜔𝑑)2 + (2𝛼)2
) − (
1
−2𝛼
+
2𝛼
(2𝜔𝑑)2 + (2𝛼)2
)
= (
1
−2𝛼
+
2𝛼
(2𝜔𝑑)2 + (2𝛼)2
) (𝑒−𝛼𝑇𝑑 − 1)
=
2𝛼
2𝛼
[(
1
−2𝛼
+
2𝛼
(2𝜔𝑑)2 + (2𝛼)2
) (𝑒−𝛼𝑇𝑑 − 1)]
=
1
2𝛼
(−1 +
(2𝛼)2
(2𝜔𝑑)2 + (2𝛼)2
) (𝑒−𝛼𝑇𝑑 − 1)
=
1
2𝛼
(−1 +
𝛼2
𝜔𝑑2 + 𝛼2
)(𝑒−𝛼𝑇𝑑 − 1) 
Where 𝜔𝑜
2 = 𝜔𝑑
2 + 𝛼2 by equation (3-6), 
∫ (𝑒−2𝛼𝑡)(1 − cos2𝜔𝑑𝑡) 𝑑𝑡
𝑇𝑑/2
0
=
1
2𝛼
(−1 +
𝛼2
𝜔𝑜2
) (𝑒−𝛼𝑇𝑑 − 1)
=
1
2𝛼
(−
𝜔𝑜
2
𝜔𝑜2
+
𝛼2
𝜔𝑜2
) (𝑒−𝛼𝑇𝑑 − 1) =
1
2𝛼
(
−1
−1
)(
𝛼2 −𝜔𝑜
2
𝜔𝑜2
) (𝑒−𝛼𝑇𝑑 − 1)
=
1
2𝛼
(
𝜔𝑜
2 − 𝛼2
𝜔𝑜2
) (1 − 𝑒−𝛼𝑇𝑑) 
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Once again, substituting equation (3-6) reduces the integral to, 
∫ (𝑒−2𝛼𝑡)(1 − cos 2𝜔𝑑𝑡) 𝑑𝑡
𝑇𝑑/2
0
=
𝜔𝑑
2
2𝛼𝜔𝑜2
(1 − 𝑒−𝛼𝑇𝑑) (3-14) 
 
Finally, combining equations (3-13) and (3-14) the output RMS voltage is as follows: 
𝑉?̃? = √
1
𝑇𝑑
(
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
)
2
[
 
 
 
 
∫ (𝑒−2𝛼𝑡)(1 − cos 2𝜔𝑑𝑡) 𝑑𝑡
𝑇𝑑
2
0
]
 
 
 
 
= √
1
𝑇𝑑
(
𝑉𝐷𝐶𝑅𝐿
𝑍𝑒𝑓𝑓
)
2
[
𝜔𝑑2
2𝛼𝜔𝑜2
(1 − 𝑒−𝛼𝑇𝑑)]
=
𝑉𝐷𝐶𝑅𝐿𝜔𝑑
𝑍𝑒𝑓𝑓𝜔𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
 
Plugging in equations (3-5), (3-6), and (3-8). 
𝑉?̃? =
𝑉𝐷𝐶𝑅𝐿 (√
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
)
(√
𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
)(√
1
𝐿𝐶)
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
= 𝑉𝐷𝐶𝑅𝐿√
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
(
𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
)(
1
𝐿𝐶)
(
𝐿2
𝐿2
)√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
= 𝑉𝐷𝐶𝑅𝐿√
𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
(
𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
)(
𝐿
𝐶)
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
= 𝑉𝐷𝐶𝑅𝐿
1
√𝐿
𝐶
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
 
Substituting equation (3-7) yields, 
34 
 
𝑉?̃? =
𝑉𝐷𝐶𝑅𝐿
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
 (3-15) 
 
Since the RMS output voltage was derived for a purely resistive load, the RMS output current is 
determined by Ohm’s law.  
𝐼?̃? =
𝑉?̃?
𝑅𝐿
=
1
𝑅𝐿
𝑉𝐷𝐶𝑅𝐿
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
 
Thus, 
𝐼?̃? =
𝑉𝐷𝐶
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
 (3-16) 
3.3. Output Power 
The output power delivered to the load is derived using the power law. Additionally, 
equations (3-16) and (3-15) are used in conjunction to solve for the output power. The derivation 
is shown below. 
𝑃𝑜 = 𝑉?̃?𝐼?̃? = (
𝑉𝐷𝐶𝑅𝐿
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
)(
𝑉𝐷𝐶
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
) =
𝑉𝐷𝐶
2𝑅𝐿
𝑍𝑜
2 (
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
) 
𝑃𝑜 =
𝑉𝐷𝐶
2𝑅𝐿
𝑍𝑜
2 (
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
) (3-17) 
3.4. Optimum DC to AC RMS Gain 
Determining optimum inductance to obtain maximum RMS output voltage for a given 
total path resistance and desired frequency of operation. To determine the optimum inductance, 
the derivative of the output RMS voltage, 𝑉?̃?, is taken with respect to inductance. The result is set 
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to zero and a solution is established for the maximum output RMS voltage for a given inductance. 
The analysis begins by placing 𝑉?̃? in terms of L, 
 
𝑉?̃? =
𝑉𝐷𝐶𝑅𝐿
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
=
𝑉𝐷𝐶𝑅𝐿
√𝐿
𝐶
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
= 𝑉𝐷𝐶𝑅𝐿√(
𝐶
𝐿
)(
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
) 
Simplifying 𝛼𝑇𝑑 by substituting equations (3-4) and (3-12), 
𝛼𝑇𝑑 = 𝛼 (
2𝜋
𝜔𝑑
) = (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
)
(
 
2𝜋
√ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
)
 =
2𝜋
2𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
√ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
=
2𝜋
√(
2𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
)
2
(
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
)
=
2𝜋
√(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
= 2𝜋 (
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
1
2
 
 
Thus, 
 
Further simplifying by substituting equation (3-18) yields: 
 
𝛼𝑇𝑑 = 2𝜋 (
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
1
2
 (3-18) 
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𝑉?̃? = 𝑉𝐷𝐶𝑅𝐿
√
  
  
  
  
  
  
  
(
𝐶
𝐿
)
(
 
 
 
 
1 − 𝑒
−(2𝜋(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
−1)
−
1
2
)
2(2𝜋 (
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
1
2
)
)
 
 
 
 
=
𝑉𝐷𝐶𝑅𝐿
√4𝜋
√
𝐶
𝐿
√
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1(1 − 𝑒
−2𝜋(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
−1)
−
1
2
)
=
𝑉𝐷𝐶𝑅𝐿
√4𝜋
√√
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
(1 − 𝑒
−2𝜋(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
−1)
−
1
2
)
=
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
1
4
(1 − 𝑒
−2𝜋(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
−1)
−
1
2
)
1
2
 
Finding maximum output RMS voltage by taking derivative with respect to inductance, 
𝑑𝑉?̃?
𝑑𝐿
=
𝑑
𝑑𝐿
{
 
 
 
 
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
1
4
(1 − 𝑒
−2𝜋(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
−1)
−
1
2
)
1
2
}
 
 
 
 
 
Using U-V substitution to solve where, 
 
𝑢 =
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
1
4
 
and, 
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𝑢′ =
𝑑𝑢
𝑑𝐿
=
𝑑
𝑑𝐿
{
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
1
4
}
=
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
1
4
)(
2𝐶2
𝐿3
−
4𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2)(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
−
3
4
=
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
𝐶2
2𝐿3
−
𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2)(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
−
3
4
 
Furthermore, 
𝑣 = (1 − 𝑒
−2𝜋(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
−1)
−
1
2
)
1
2
 
and, 
𝑣′ =
𝑑𝑣
𝑑𝐿
=
𝑑
𝑑𝐿
{
 
 
 
 
(1 − 𝑒
−2𝜋(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
−1)
−
1
2
)
1
2
}
 
 
 
 
 
Using x-substitution to solve for 𝑣′, where 
𝑣 = (1 − 𝑒−𝑥)
1
2 
and, 
𝑥 =  2𝜋 (
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
1
2
 
Finding the derivative of x with respect to L results in, 
𝑑𝑥
𝑑𝐿
=  2𝜋 (−
1
2
)(
4
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
3
2
= (
−4𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
3
2
 
Furthermore, 
𝑑𝑣
𝑑𝑥
=
𝑑
𝑑𝑥
{(1 − 𝑒−𝑥)
1
2} = (
1
2
) (𝑒−𝑥)(1 − 𝑒−𝑥)−
1
2 = (
𝑒−𝑥
2
) (1 − 𝑒−𝑥)−
1
2 
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Finally, 𝑣′ is solved using the chain rule 
𝑣′ =
𝑑𝑣
𝑑𝐿
=
𝑑𝑣
𝑑𝑥
𝑑𝑥
𝑑𝐿
= [(
𝑒−𝑥
2
)(1 − 𝑒−𝑥)−
1
2] [(
−4𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
3
2
]
=
(
−4𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
𝑒−𝑥
2 )
(1 − 𝑒−𝑥)
1
2 (
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
3
2
 
Using product rule in combination with u-v substitution to determine, 
𝑑𝑉?̃?
𝑑𝐿
= 𝑢𝑣′ + 𝑣𝑢′ =
= {
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
1
4
}
{
 
 
 
 
(
−4𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
𝑒−𝑥
2 )
(1 − 𝑒−𝑥)
1
2 (
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
3
2
}
 
 
 
 
+ {(1 − 𝑒−𝑥)
1
2}{
𝑉𝐷𝐶𝑅𝐿
√4𝜋
(
𝐶2
2𝐿3
−
𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2)(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)
−
3
4
} 
Setting expression equal to zero and cancelling like terms, 
𝑑𝑉?̃?
𝑑𝐿
= 0 = {
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
}
{
 
 
 
 
(
−4𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
𝑒−𝑥
2 )
(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
3
2
}
 
 
 
 
+ {1 − 𝑒−𝑥} {
𝐶2
2𝐿3
−
𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2} 
[
 
 
 
 
 
(1 − 𝑒−𝑥) (
𝐶2
2𝐿3
−
𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2) =
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)(
2𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
) (𝑒−𝑥)
(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
3
2
]
 
 
 
 
 
(𝑒𝑥)
(
𝐶2
2𝐿3
−
𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2)
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𝑒𝑥 − 1 =
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)(
2𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)
(
𝐶2
2𝐿3
−
𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2)(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
3
2
 
 
𝑒𝑥 − 1 =
𝐿2
𝐶2
(
4𝐶
𝐿𝑅𝑡𝑜𝑡𝑎𝑙
2 −
𝐶2
𝐿2
)(
2𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)
𝐿2
𝐶2
(
𝐶2
2𝐿3
−
𝐶
𝐿2𝑅𝑡𝑜𝑡𝑎𝑙
2)(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
3
2
 
𝑒𝑥 − 1 =
(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)(
2𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)
(
1
2𝐿 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
3
2
 
𝑒𝑥 − 1 =
𝑅𝑡𝑜𝑡𝑎𝑙
2 (
2𝜋
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)
𝑅𝑡𝑜𝑡𝑎𝑙
2 (
1
2𝐿 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
1
2
 
𝑒𝑥 − 1 =
𝑅𝑡𝑜𝑡𝑎𝑙𝐶
𝑅𝑡𝑜𝑡𝑎𝑙𝐶
(
𝜋
𝑅𝑡𝑜𝑡𝑎𝑙𝐶
)
(
1
2𝐿 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
)(
𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
)
1
2
 
𝑒𝑥 − 1 =
𝜋
(
𝑅𝑡𝑜𝑡𝑎𝑙𝐶
2𝐿 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
)(
𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
)
1
2
(
1/𝐿
1/𝐿
) 
𝑒𝑥 − 1 =
𝜋/𝐿
(
𝑅𝑡𝑜𝑡𝑎𝑙𝐶
2𝐿 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
) (
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
)
1
2
 
Substituting in equation (3-6), thus simplifying the expression using the damped frequency, 
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𝑒𝑥 − 1 =
𝜋/𝐿
(
𝑅𝑡𝑜𝑡𝑎𝑙𝐶
2𝐿 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
)𝜔𝑑
 
Substituting for x where, 
𝑥 =  2𝜋 (
4𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐶
− 1)
−
1
2
=
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑
 
results in 
𝑒
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑 − 1 =
𝜋/𝐿
(
𝑅𝑡𝑜𝑡𝑎𝑙𝐶
2𝐿 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
)𝜔𝑑
 
Capacitance and inductance are related via the damped frequency; thus, the above equation is 
simplified by solving for the capacitance using equation (3-6), 
𝜔𝑑 = √
1
𝐿𝐶
− (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
)
2
 
𝜔𝑑
2 =
1
𝐿𝐶
− (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
)
2
 
𝜔𝑑
2 + (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿
)
2
=
1
𝐿𝐶
 
𝜔𝑑
2𝐿 +
𝑅𝑡𝑜𝑡𝑎𝑙
2
4𝐿
=
1
𝐶
 
1
𝜔𝑑2𝐿 +
𝑅𝑡𝑜𝑡𝑎𝑙
2
4𝐿
= 𝐶 
𝐶 =
4𝐿
(2𝜔𝑑𝐿)2 + 𝑅𝑡𝑜𝑡𝑎𝑙
2 (3-19) 
  
Substituting equation (3-8) into the derived expression and simplifying, 
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𝑒
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑 − 1 =
𝜋/𝐿
(
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 (
4𝐿
(2𝜔𝑑𝐿)2 + 𝑅𝑡𝑜𝑡𝑎𝑙
2) −
1
𝑅𝑡𝑜𝑡𝑎𝑙
)𝜔𝑑
 
𝑒
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑 − 1 =
𝑅𝑡𝑜𝑡𝑎𝑙
𝑅𝑡𝑜𝑡𝑎𝑙
𝜋/𝐿
(
2𝑅𝑡𝑜𝑡𝑎𝑙
(2𝜔𝑑𝐿)2 + 𝑅𝑡𝑜𝑡𝑎𝑙
2 −
1
𝑅𝑡𝑜𝑡𝑎𝑙
)𝜔𝑑
 
𝑒
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑 − 1 =
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑 (
2𝑅𝑡𝑜𝑡𝑎𝑙
2
(2𝜔𝑑𝐿)2 + 𝑅𝑡𝑜𝑡𝑎𝑙
2 − 1)
 
𝐾1 = 𝑒
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑 − 1 
(3-20) 
𝐾2 =
𝜋𝑅𝑡𝑜𝑡𝑎𝑙
𝐿𝜔𝑑 (
2𝑅𝑡𝑜𝑡𝑎𝑙
2
(2𝜔𝑑𝐿)2 + 𝑅𝑡𝑜𝑡𝑎𝑙
2 − 1)
 
(3-21)  
 
The derived expression does not have an elementary algebraic solution. Instead, a 
solution is determined by finding the intersection between equations (3-20) and (3-21). 
Additionally, for a real solution to exist the damped frequency, 𝜔𝑑, must be greater than the 
attenuation factor, 𝛼. This is evident by equation (3-21) where a solution must exist below the 
asymptote (i.e. 𝐿 =
𝑅𝑡𝑜𝑡𝑎𝑙
2𝜔𝑑
), since all values must be real and positive. Thus, 
𝐿 <
𝑅𝑡𝑜𝑡𝑎𝑙
2𝜔𝑑
 
  
(3-22) 
3.5. Peak Output Current/Voltage 
Peak current is a system parameter concerning component ratings. Peak current occurs 
every half-cycle, where a positive peak current occurs for the first half-cycle and a negative peak 
current occurs for the second half-cycle. The magnitude of each peak is equivalent by symmetry; 
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thus, only the peak current of the positive cycle is derived. A sinusoid exhibits peaking at a 
quarter wave; however, this is not true for the damped frequency sine wave of the SLR inverter.  
Consequently, it becomes necessary to determine the time in which the peak occurs.  Peak time is 
derived by identifying the time at which the output current is at a maximum. This derivation is 
performed below:  
𝑑𝑖𝑜(𝑡)
𝑑𝑡
=
𝑑
𝑑𝑡
[(
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
) ∗ (𝑒−𝛼𝑡) ∗ (sin𝜔𝑑𝑡)] = (
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
) (
𝑑
𝑑𝑡
[(𝑒−𝛼𝑡) ∗ (sin𝜔𝑑𝑡)]) 
By the product rule, 
𝑑𝑖𝑜(𝑡)
𝑑𝑡
= (
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
) (𝜔𝑑𝑒
−𝛼𝑡 cos(𝜔𝑑𝑡) − 𝛼𝑒
−𝛼𝑡 sin(𝜔𝑑𝑡)) 
Finding 𝑡𝑚𝑎𝑥 by setting 
𝑑𝐼𝑜(𝑡)
𝑑𝑡
= 0, 
0 = (
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
) (𝜔𝑑𝑒
−𝛼𝑡𝑚𝑎𝑥 cos(𝜔𝑑𝑡𝑚𝑎𝑥) − 𝛼𝑒
−𝛼𝑡𝑚𝑎𝑥 sin(𝜔𝑑𝑡𝑚𝑎𝑥)) 
0 = 𝜔𝑑𝑒
−𝛼𝑡𝑚𝑎𝑥 𝑐𝑜𝑠(𝜔𝑑𝑡𝑚𝑎𝑥) − 𝛼𝑒
−𝛼𝑡𝑚𝑎𝑥 sin(𝜔𝑑𝑡𝑚𝑎𝑥) 
𝜔𝑑 cos(𝜔𝑑𝑡𝑚𝑎𝑥) = 𝛼 sin(𝜔𝑑𝑡𝑚𝑎𝑥) 
sin(𝜔𝑑𝑡𝑚𝑎𝑥)
cos(𝜔𝑑𝑡𝑚𝑎𝑥)
=
𝜔𝑑
𝛼
 
By tangent quotient identity, 
tan(𝜔𝑑𝑡𝑚𝑎𝑥) =
𝜔𝑑
𝛼
 
𝜔𝑑𝑡𝑚𝑎𝑥 = tan
−1 (
𝜔𝑑
𝛼
) 
Thus, 
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𝑡𝑚𝑎𝑥 =
tan−1 (
𝜔𝑑
𝛼 )
𝜔𝑑
 
 
(3-23) 
Combining equations (3-11) and (3-23),  
𝑖𝑝𝑒𝑎𝑘 = 𝑖𝑜(𝑡𝑚𝑎𝑥) = [
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] [sin(𝜔𝑑
tan−1 (
𝜔𝑑
𝛼 )
𝜔𝑑
)]
= [
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] [sin (tan−1 (
𝜔𝑑
𝛼
))] 
Using forward inverse identity to simplify, 
𝑖𝑝𝑒𝑎𝑘 = [
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )]
[
 
 
 𝜔𝑑
𝛼
√1 + (
𝜔𝑑
𝛼 )
2
]
 
 
 
=
[
 
 
 
𝑉𝐷𝐶𝜔𝑑
𝛼𝑍𝑒𝑓𝑓√1 + (
𝜔𝑑
𝛼 )
2
]
 
 
 
∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )]
= [
𝑉𝐷𝐶𝜔𝑑
𝑍𝑒𝑓𝑓√𝛼2 +𝜔𝑑2
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] = [
𝑉𝐷𝐶𝜔𝑑
𝑍𝑒𝑓𝑓𝜔𝑜
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] 
Further simplifying by substituting equations (3-5), (3-6), and (3-8)  
𝑖𝑝𝑒𝑎𝑘 =
[
 
 
 
 𝑉𝐷𝐶√
1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
√𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
√ 1
𝐿𝐶]
 
 
 
 
(
𝐿
𝐿
) ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )]
=
[
 
 
 
 𝑉𝐷𝐶√
𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
√𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
√𝐿
𝐶]
 
 
 
 
∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] = [
𝑉𝐷𝐶
𝑍𝑜
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] 
Ohms law then determines the peak load voltage as, 
𝑖𝑝𝑒𝑎𝑘 = [
𝑉𝐷𝐶
𝑍𝑜
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] (3-24) 
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3.6. Efficiency 
The SLR inverter has the potential of high efficiency. The theoretical efficiency of the 
SLR inverter is determined based on zero current switching (ZCS) for both turn-off and turn-on; 
thus, switching losses are neglected in the derivation of efficiency. Conduction losses include 
load resistance, capacitor series resistance, inductor winding resistance, and switch on resistance. 
Although there are two switches, the combined losses between the two switches is equivalent to a 
series switch that is constantly conducting the output current. This assumes both switch on 
resistances are equivalent and the duty cycle of each switch is 50%. Theoretical calculations for 
efficiency are determined below. 
ƞ =
𝑃𝑜𝑢𝑡
𝑃𝑖𝑛
∗ 100% =
𝑃𝑜𝑢𝑡
𝑃𝑜𝑢𝑡 + 𝑃𝐿 + 𝑃𝐶 + 𝑃𝐷𝑆(𝑜𝑛)
100%
=
𝐼?̃?
2
𝑅𝐿
𝐼?̃?
2
𝑅𝐿 + 𝐼?̃?
2
𝑅𝑠 + 𝐼?̃?
2
𝑅𝑒𝑠𝑟 + 𝐼?̃?
2
𝑅𝐷𝑆(𝑜𝑛)
100%
=
𝑅𝐿
𝑅𝐿 + 𝑅𝑠 + 𝑅𝑒𝑠𝑟 + 𝑅𝐷𝑆(𝑜𝑛)
100% 
Substituting equation (3-2), 
Equation (3-26) demonstrates that the ratio between the load resistance and total series 
resistance determines the efficiency. High efficiencies may be attained by selecting a large ratio 
between load resistance and inherent parasitic resistances. This topic is discussed and analyzed in 
the following chapter. 
𝑣𝑝𝑒𝑎𝑘 = 𝑖𝑝𝑒𝑎𝑘𝑅𝐿 = [
𝑉𝐷𝐶𝑅𝐿
𝑍𝑜
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] (3-25) 
ƞ =
𝑅𝐿
𝑅𝑡𝑜𝑡𝑎𝑙
100% 
 
(3-26) 
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3.7. Component Sizing 
In order to design a practical SLR inverter, consideration of component ratings is critical. 
This section describes the necessary component ratings for the inductor, capacitor, and switch. 
The component rating calculations are not specific to the optimum inductor selection design 
method. Once component values are determined (i.e. capacitance, inductance) these equations are 
used to realize component ratings. 
3.7.1. Inductor 
Inductor component ratings rely on rated current and saturation current. Rated current 
describes the allowable RMS current that ensures the inductor will not overheat. Saturation 
current describes the maximum allowable current through the inductor in order to maintain 
linear operation. Equations (3-16) and (3-24) define the RMS and peak inductor current 
respectively. These values must always be less than the inductor current ratings, as shown 
below. 
𝐼𝐿𝑟 > 𝐼?̃? 
Substituting equation (3-16), 
Also, the saturation current must be greater than the peak current, as shown below. 
𝐼𝑠𝑎𝑡 > 𝑖𝑝𝑒𝑎𝑘 
Substituting equation (3-24), 
𝐼𝑠𝑎𝑡 > [
𝑉𝐷𝐶
𝑍𝑜
] ∗ [𝑒
−
𝛼
𝜔𝑑
tan−1(
𝜔𝑑
𝛼 )] 
 
(3-28) 
𝐼𝐿𝑟 >
𝑉𝐷𝐶
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
2𝛼𝑇𝑑
 (3-27) 
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3.7.2. Capacitor 
Capacitor component ratings rely on the peak voltage imposed on the capacitor. This 
is known as the capacitor DC voltage rating, VDCr. The DC voltage rating of the capacitor 
must always be greater than the peak voltage across the capacitor; thus, it becomes necessary 
to calculate capacitor peak voltage. Capacitor peak voltage occurs at half a period, since a 
positive step input charges the capacitor to a maximum value. Using this knowledge in 
conjunction with the capacitor charging equation, capacitor peak voltage across the capacitor 
is derived. In addition, the current through the capacitor is equivalent to the current through 
the load; thus, equation (3-16) is used in the derivation, as shown below. 
𝑉𝐷𝐶𝑟 >
1
𝐶
∫ 𝑖𝑜(𝑡) 𝑑𝑡
𝑇𝑑/2
0
 
𝑉𝐷𝐶𝑟 >
1
𝐶
∫ [
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
] ∗ [𝑒−𝛼𝑡] ∗ [sin𝜔𝑑𝑡] 𝑑𝑡
𝑇𝑑/2
0
 
Using a table of integrals, [28], to solve results in, 
𝑉𝐷𝐶𝑟 >
1
𝐶
[
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓
] [
𝑒−𝑎𝑡
𝜔𝑑2 + 𝛼2
(−𝛼 sin𝜔𝑑𝑡 − 𝜔𝑑 cos𝜔𝑑𝑡)|
0
𝑇𝑑/2
] 
𝑉𝐷𝐶𝑟 >
1
𝐶
[
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓(𝜔𝑑2 + 𝛼2)
] [𝑒−
𝑎𝑇𝑑
2 (−𝛼 sin𝜔𝑑
𝑇𝑑
2
+ 𝜔𝑑 cos𝜔𝑑
𝑇𝑑
2
)
− 𝑒0(−𝛼 sin0 − 𝜔𝑑 cos0)] 
𝑉𝐷𝐶𝑟 >
1
𝐶
[
𝑉𝐷𝐶
𝑍𝑒𝑓𝑓(𝜔𝑑2 + 𝛼2)
] [𝑒−
𝑎𝑇𝑑
2 (𝜔𝑑) + 𝜔𝑑] 
where 𝜔𝑜
2 = 𝜔𝑑
2 + 𝛼2, 
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𝑉𝐷𝐶𝑟 >
1
𝐶
[
𝑉𝐷𝐶𝜔𝑑
𝑍𝑒𝑓𝑓𝜔𝑜2
] [𝑒−
𝑎𝑇𝑑
2 + 1] 
Substituting equations (3-5), (3-6), and (3-8), 
𝑉𝐷𝐶𝑟 >
𝑉𝐷𝐶
𝐶
[
 
 
 √ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
√𝐿
𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2 )
2
(
1
𝐿𝐶)]
 
 
 
(𝑒−
𝑎𝑇𝑑
2 + 1) 
𝑉𝐷𝐶𝑟 >
𝑉𝐷𝐶
𝐶
[
 
 
 √ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
√ 1
𝐿𝐶 − (
𝑅𝑡𝑜𝑡𝑎𝑙
2𝐿 )
2
(
1
𝐶)]
 
 
 
(𝑒−
𝑎𝑇𝑑
2 + 1) 
𝑉𝐷𝐶𝑟 > 𝑉𝐷𝐶 (𝑒
−
𝑎𝑇𝑑
2 + 1) (3-29) 
3.7.3. Switch 
Switch component ratings are determined by the maximum voltage and RMS current. 
The maximum voltage across each switch is the same as the DC input voltage. The RMS 
current rating of the switch must be greater than the RMS current through the switch. Since 
the switch conducts only half a cycle, the RMS current is proportional to the output RMS 
current given by equation (3-16). The derivations for these ratings are shown below.  
𝑉𝑠𝑤(𝑚𝑎𝑥) > 𝑉𝐷𝐶 (3-30) 
The RMS current through the switch is proportional to the square root of the duty 
cycle. The duty cycle is assumed to be 50% since the switch is only conducting for half of the 
period. 
𝐼𝑠𝑤𝑟 > 𝐼?̃?√𝐷 
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𝐼𝑠𝑤𝑟 > 𝐼?̃?√1/2 
𝐼𝑠𝑤𝑟 >
𝐼?̃?
√2
 
Substituting equation (3-16) results in, 
𝐼𝑠𝑤𝑟 >
𝑉𝐷𝐶
𝑍𝑜
√
1 − 𝑒−𝛼𝑇𝑑
4𝛼𝑇𝑑
 
 
(3-31) 
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 SLR Inverter Design 
4.1. Design Goals 
An SLR inverter prototype is designed using the optimum inductance selection method. 
The prototype supplies a 10W load. The resonant frequency is chosen to be 70Hz to limit 
magnetic component sizing. The load resistance is set to 4.5Ω, and 0.5Ω parasitic series 
resistance is assumed; thus, the total path resistance is 5Ω. A solution to equations (3-20) and (3-
21) result in an optimum inductance of 5.62mH. Note that the solution meets the criteria set by 
equation (3-22). Furthermore, equation (3-19) results in an optimum capacitance of 454.7µF. 
Equation (3-17) is used to solve for the required input voltage based on the parameters specified 
above. The results show 18.7VDC is required for the input voltage to supply the 10W load. The 
design parameters are summarized in Table 4-1. 
Table 4-1: Design Parameters Summary 
Frequency (Hz) 70.00 
Input Voltage (VDC) 18.70 
Lopt (mH) 5.62 
Copt (µF) 454.70 
Rload (Ω) 4.50 
Rpar (Ω) 0.50 
Rtotal (Ω) 5.00 
Output Power (W) 10.00 
 
4.2. Controls 
The IRS2153 self-oscillating half-bridge driver IC is selected to provide gate drive for 
both MOSFETs [30]. Additionally, IRS2153 provides self-oscillating capabilities by selecting 
appropriate resistor and capacitor values. The frequency is expected to deviate with load, thus a 
variable resistor is used to tune the desired drive frequency. IRS2153 drives the two MOSFETs 
with a 50% duty cycle and a 1.1us dead time. A bootstrap capacitor is also selected to provide 
hold-up time between switching states for driving the high side switch. The typical connection 
diagram is demonstrated in Figure 4-1, which is abstracted from the datasheet [30]. 
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Figure 4-1: IRS2153 Typical connection diagram [30] 
A frequency range between 50Hz and 100Hz is desired to provide frequency tuning range 
during testing. Equation (4-1) is stated in the IRS2153 datasheet to determine component values 
for the desired frequency range. Based on the desired frequency range, CT is set to 10uF and RT 
ranges from 500Ω to 1kΩ. 
𝑓~
1
1.453𝑥𝑅𝑇𝑥𝐶𝑇
 (4-1)[30] 
 
The bootstrap capacitor is used to drive the high-side MOSFET. The bootstrap capacitor 
charges while the low side switch is on, and discharges on the following cycle to drive the high 
side MOSFET. An appropriate value capacitor must be chosen to ensure the energy in the 
capacitor is sufficient to drive the high side switch. Application note [31], describes the required 
capacitance based on switching frequency, supply voltage, capacitor leakage, and MOSFET 
characteristics. The information presented in [31] is shown in Figure 4-2. Bootstrap capacitance is 
selected for the worst case frequency of operation of 50Hz. A 12V voltage supply is used to 
power the IRS2153. The IRS2153 contains an intrinsic diode and parameters are abstracted from 
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the datasheet [30]. Vmin is assumed to be 0V, since the capacitor is expected to discharge 
completely. VLS is assumed to be 0V, since ZCS would result in a 0V drop across the low side 
switch before switching to the next cycle. The remaining parameters are found in the data sheets 
[28] and [30], with the exception of the capacitor leakage current which is assumed to be 10uA. 
The resulting capacitance calculation yields 0.382uF; thus, a capacitance of 4.7uF is selected to 
ensure the energy in the capacitor is sufficient to drive the high side MOSFET. The design values 
of the controller are demonstrated in Table 4-2. 
 
 
Figure 4-2: Required bootstrap capacitance [31] 
 
 
Table 4-2: IRS2153 self-oscillating controller design values 
VCC (VDC) 12 
Cboot (uF) 110 
RT (Ω) (0, 1000) 
CT (uF) 10 
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4.3. Switch 
The switch is designed based on the 10W load and 18.7V input voltage. Since the 
maximum voltage stress on the switch is equivalent to the input voltage, the maximum rated 
voltage is chosen to be 60V by equation (3-30). Additionally, the maximum RMS current of each 
switch is determined to be 1.05A, given by equation (3-31); thus, a current rating of 110A is 
chosen to avoid excessively heating the switches. Based on the switch maximum required 
component values the IRFB7540 MOSFET is selected. Summary parameters for the IRFB7540 
are demonstrated in Table 4-3, which are abstracted from the datasheet [28].  
Table 4-3: IRFB7540 MOSFET Parameters 
VDSS (VDC) 60 
ID (Arms) 110 
RDS(on) (mΩ) 5.1 
 
4.4. Inductor 
The inductor is designed for a 5.62mH inductance capable of sustaining a 10W output. 
Two inductors are wound to achieve the 5.62mH inductance and are placed in series. The 
allowable saturation current is determined to be greater than 2.42A, by equation (3-28).  The 
inductance and series resistance of each inductor is measured using an Instek LCR-819 meter 
with a 1.25VRMS AC voltage and a 70Hz frequency. Each inductor is designed to be 2.81mH; 
however, winding inaccuracies result in a slight drift from the design value.  
The saturation current of both inductors is measured using the half-bridge circuit 
consisting of the IRS2153 controller and two IRFB7540 MOSFETs. A square wave is applied to 
each inductor and current is measured via a 100mΩ resistor. A triangular current wave is 
observed through the inductor. The input voltage is increased until the triangular current becomes 
non-linear. Due to power supply limitations, the current through each inductor is limited to 3A. 
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Each inductor demonstrates linearity up to 3A; thus, both inductors are rated to 3A saturation 
current, which meets specifications. Summary of inductor parameters are shown below. 
Table 4-4: Measured inductor values 
L1 (mH) 2.84 
Rs1 (mΩ) 95.74 
Isat1 (A) 3.00 
L2 (mH) 2.88 
Rs2 (mΩ) 100.28 
Isat2 (A) 3.00 
4.5. Capacitor 
The capacitor is designed for a 454.7uF capacitance; however, due to component 
tolerance a 458.38uF capacitance is measured. Additionally, the series resistance of the capacitor, 
Resr, is measured to be 10.9mΩ. Capacitor measurements are performed using the Instek LCR-
819 meter with a 1.25VRMS AC voltage at a 70Hz frequency. Based on equation (3-29), the DC 
rating of the capacitor must be greater than 19.5V; thus, a 63V rated capacitor is used to ensure 
the DC rating is not exceeded. Measured capacitor values are summarized in Table 4-5. 
Table 4-5: Capacitor rating and measured values 
C (uF) 454.7 
Resr (mΩ) 10.9m 
VDCr (V) 63 
4.6. Design summary 
An SLR inverter prototype is constructed based on the design parameters developed in 
this chapter. Design is based on 70Hz operation; however, component tolerance results in a 
deviation from the expected frequency. Characteristics of the designed inverter are demonstrated 
in the following chapter. The SLR inverter is assembled on proto-board and demonstrated in 
Figure 4-3. 
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Figure 4-3: 70Hz SLR inverter prototype 
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 Hardware and Simulation Results 
5.1. SLR Inverter Simulation Model 
Simulations are performed to verify the proposed design strategy, mathematical model, 
and prototype. The mathematical model disregards initial conditions in component values. These 
initial conditions are expected to alter performance of the SLR inverter, as predicted by the 
mathematical model. In practice, initial conditions are present due to the switching of the half-
bridge. These effects are demonstrated using an LTSpice simulation model shown in Figure 5-1. 
 
Figure 5-1: LTSpice simulation model of SLR inverter 
The simulation model is composed of components previously defined by the SLR 
inverter topology, which include two switches, inductor, capacitor, and load resistor. The switch 
model is shown at the top of Figure 5-1 with the on resistance is set to a typical value of 25mΩ. 
The series resistance of the capacitor and inductor are adjusted to achieve a desired total series 
path resistance. Anti-parallel diodes are placed across the switches to provide a freewheeling path 
for current during switching transitions. Even though ZCS is achieved with the SLR inverter, a 
finite amount of current is expected during transitions, due to the inability of switching accurately 
during zero current. Thus, the anti-parallel diodes clamp voltage spikes generated by the 
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freewheeling current of the inductor. Figure 5-2 demonstrates ZCS characteristics of the SLR 
inverter.   
 
Figure 5-2: SLR inverter switch current and voltage demonstrating ZCS 
In addition to the previously stated components, a control block regulates the control 
signals of the half-bridge switches. The control block’s controllable parameters include: dead-
time, high output voltage, low output voltage, frequency, and duty cycle. The control block 
provides programmable dead-time, thus ensuring that the two switches do not conduct at the same 
instant. Duty cycle is set by the ratio between the variable “range” and the voltage at the “IN” 
port. The duty cycle is set to 50% by specifying a 10 for the range value and applying 5V at the 
“IN” port. The Spice model for the control block is shown in Appendix A. 
Simulations are performed to obtain the RMS output current versus inductance. For each 
inductor value, a corresponding capacitance is selected so that the frequency of the system 
remains constant, based on equation (3-19). The RMS output current is measured in simulation 
for the first half-cycle and in steady state conditions. It is expected that the RMS of the first half-
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cycle will correspond to the mathematical model, since initial conditions are zero. The steady 
state value is evaluated to determine the accuracy of the mathematical model. Initial conditions 
for the load and inductor are zero on cycle to cycle basis; however, capacitor voltage is charged to 
a finite value before switching to the next cycle. This creates an initial voltage on the capacitor 
for the following cycle. The absence of initial conditions in the mathematical model fails to 
account for capacitor voltage at a switching transition. Figure 5-3 demonstrates the capacitor 
voltage, switch node, and the output voltage waveforms for the first 2 cycles. On the second cycle 
(approximately 28ms) switching occurs while the capacitor is charged, thus presenting an initial 
condition for the following cycle. This causes the output current to rise above the current 
predicted by the mathematical model. This effect is investigated by comparing the mathematical 
model with the simulated steady state behavior of the SLR inverter. 
 
Figure 5-3: Capacitor voltage, switch node voltage, and output current demonstrating 
capacitor initial conditions per cycle 
The proposed design method for optimum selection of inductor is performed for three 
frequencies which include 50Hz, 60Hz, and 70Hz. For each frequency, input voltage, and total 
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load resistance are kept constant. The input voltage is set to 12V with a load resistance of 4.5Ω, 
and parasitic resistances of 0.5Ω; thus, a total path resistance of 5Ω.  The inductance is varied and 
compared to the RMS output current to evaluate an optimum operating point. Figure 5-4 to Figure 
5-6 demonstrate simulation results of output current vs inductance, and the corresponding error 
between the steady state and calculated RMS output current is shown in Figure 5-7. 
 
Figure 5-4: RMS output current vs inductance for 50Hz operation 
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Figure 5-5: RMS output current vs inductance for 60Hz operation 
 
 
Figure 5-6: RMS output current vs inductance for 70Hz operation 
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Figure 5-7: Percent error between calculated and steady state RMS output voltage 
The results demonstrate a correspondence between the mathematical model and the first 
half-cycle of simulation. This result is expected as both the mathematical model and the first half-
cycle of simulation disregard initial conditions. Figure 5-4 to Figure 5-6 demonstrate the 
simulated steady state output current increases as inductance increases; thus, disagreeing with the 
mathematical model. This is attributed to the absence of initial conditions in the mathematical 
model. For more inductance, more energy is stored in the inductor; therefore, more energy is 
transferred to the capacitor, which corresponds to greater influence of initial conditions. Figure 
5-7 shows the error between the mathematical model and the steady state error. Note that the 
error remains below 5% for all three optimum inductor values; thus, the mathematical model is 
accurate to below 5% for the optimum inductor selection design method. Although a greater 
inductance may be selected to achieve a larger output RMS voltage, the benefit diminishes 
beyond the optimum operating point. Below the optimum inductance, a small change inductance 
results in a large change in output RMS current; however, beyond the optimum inductance a 
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small change in inductance results in a small change in output RMS current. To demonstrate this 
behavior, the output current sensitivity to inductance is obtained using the discrete difference 
between data points of the steady state RMS output voltage.  
 
Figure 5-8: Output current sensitivity to inductor selection 
Figure 5-8 demonstrates output current sensitivity to inductance. Beyond the optimum 
inductance, sensitivity drops below 50mArms/mH; thus, quantifying the effect where small 
changes in inductance beyond the optimum operating point result in a minimal change in output 
RMS voltage. The optimum inductor selection method is a practical design, since larger 
inductances require larger magnetic components, which increase system size and cost.  
In addition to the simulations performed in this section, investigation of SLR inverter 
performance includes frequency stability, load and line regulation, total harmonic distortion and 
efficiency. The simulation models developed include 50Hz, 60Hz, and 70Hz designs. The 
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parameters of these models are summarized in Table 5-1 to Table 5-3. These models are used in 
the following sections to investigate SLR inverter performance. 
Table 5-1: Simulation parameters of 50Hz SLR inverter design 
Lopt (mH) 7.87 
Copt (µF) 636.58 
RL (Ω) 4.50 
RDS(on) (mΩ) 25.00 
RIND (mΩ) 450.00 
RESR (mΩ) 25.00 
RPAR (Ω) 0.5 
RTOT (Ω) 5 
fd (Hz) 50 
 
Table 5-2:Simulation parameters of 60Hz SLR inverter design 
Lopt (mH) 6.56 
Copt (µF) 530.47 
RL (Ω) 4.50 
RDS(on) (mΩ) 25.00 
RIND (mΩ) 450.00 
RESR (mΩ) 25.00 
RPAR (Ω) 0.5 
RTOT (Ω) 5 
fd (Hz) 60 
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Table 5-3: Simulation parameters of 70Hz SLR inverter design 
Lopt (mH) 5.62 
Copt (µF) 454.70 
RL (Ω) 4.50 
RDS(on) (mΩ) 25.00 
RIND (mΩ) 450.00 
RESR (mΩ) 25.00 
RPAR (Ω) 0.50 
RTOT (Ω) 5.00 
fd (Hz) 70.00 
 
5.2. Hardware Prototype 
The hardware prototype is measured in lab to verify design requirements. A variable 
power resistor is connected to the output and adjusted to 4.7Ω. MPJA-9313 power supply is 
connected to the DC input and set to 18.7VDC. An auxiliary GPR-6060D power supply is set to 
12V and connected to the control circuitry. The frequency regulating potentiometer is manually 
adjusted to achieve an output frequency as close to 70Hz as possible. The voltage across the load 
is observed using LeCroy HDO-4104 oscilloscope. The laboratory setup for testing the SLR 
inverter is demonstrated in Figure 5-9. The output voltage waveform is demonstrated in Figure 
5-10. 
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Figure 5-9: SLR inverter prototype laboratory setup 
 
 
Figure 5-10: SLR inverter prototype output voltage 
 The voltage waveform observed in Figure 5-10 demonstrates a correlation to simulation. 
The output resembles the damped sine wave predicted by the mathematical model. The frequency 
of the output is measured to 70.3Hz. This inaccuracy is attributed to switching inaccuracies 
produced by the controller and turn-on/turn-off times of the MOSFETs. Output RMS voltage is 
measured to be 6.82VRMS, resulting in 9.9W of power consumption, which is near the design 
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output power of 10W. This error is attributed to inductor and capacitor inaccuracies. Additionally, 
the parasitic resistances were assumed to total 0.5Ω; however, measurement demonstrates a total 
of 0.2Ω, which also contributes to output power error. Nevertheless, these inaccuracies result in 
1% error, which demonstrates the accuracy of the design equations. Summary of the design vs. 
measured parameters are shown in Table 5-4. 
Table 5-4: SLR inverter prototype design vs. measurement 
 Design Measured 
Frequency (Hz)  70.00  70.30 
Input Voltage (VDC)  18.70  18.7 
Lopt(mH)  5.62  5.76 
Copt(µF)  454.70  458.38 
Rload(Ω)  4.50  4.70 
Rpar(Ω)  0.50  0.20 
Rtotal(Ω)  5.00  4.9 
Output Power (W)  10.00  9.9 
 
Further analysis of the SLR inverter is performed to understand operating characteristics. 
These parameters include efficiency, ZVS, initial capacitor voltage, and total harmonic distortion. 
Rigol DM3058E multi-meter measures a 1.03ARMS input current to the SLR inverter; thus, a total 
input power of 19.26W and an efficiency of 51.4%. A higher efficiency is expected due to the 
measured parasitic resistances; however, it is important to note that these parasitics were 
measured with minimal inductor current. For the case of the loaded inductor, greater current 
through the inductor results in greater hysteresis and eddy current losses. To obtain more accurate 
measurements of inductor parasitics, measurement of the parasitics should be obtained at the 
desired load. Based on equation (3-26), total parasitic resistance is calculated to be 4.44Ω; 
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however, these loses do not compromise the output power design equation, since the influence of 
total path resistance is minimal in equation (3-17).   
 
Figure 5-11: SLR inverter prototype switch node (SW) and output voltage (Vout) 
Figure 5-11 demonstrates output voltage and switch node. Output current is proportional 
to output voltage, since output voltage is measured across a resistive load. Switching occurs when 
voltage/current is near zero; thus, ZVS is achieved resulting in minimized switching losses. 
 
Figure 5-12: SLR inverter prototype switch node (SW), and capacitor voltage (Vcap) 
Figure 5-12 demonstrates the relationship between the switch node and capacitor voltage. 
The mathematical model assumes the voltage across the capacitor is 0V before a positive 
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transition; however, a 1.6V deviation exists contributing to the error between design and 
measurement. Similarly, the voltage across the capacitor is assumed to be equivalent to the input 
voltage before a negative transition; nevertheless, a 1.6V deviation contributes to the error 
between design and measurement. 
 
 
Figure 5-13: SLR inverter prototype output voltage THD 
THD is measured using the LeCroy HDO-4104 spectrum feature, where Fast Fourier 
Transform (FFT) is performed on the output voltage. The FFT is taken for a total of 10s of data 
and a flat top windowing function is used to evaluate data. The result of the FFT is demonstrated 
in Figure 5-13. The THD is calculated for the first 5 harmonics of the fundamental frequency. A 
table for the harmonics, frequency, and RMS voltage is shown at top right of Figure 5-13. Based 
on these measured harmonics, 30.7% THD is determined for the 70Hz SLR inverter prototype. 
The same procedure is repeated for all THD measurements in this chapter. 
 To examine the effects of variable inductance, the fixed design inductance is replaced 
with a General Radio 940-E variable inductor. The inductance is varied from 1mH to 10mH in 
1mH steps to measure frequency stability, THD, current regulation, and efficiency. The 
inductance and parasitic resistance is measured for each setting of the variable inductor, shown in 
68 
 
Table 5-5. For each inductance value, a corresponding load resistance is set via a variable resistor, 
so as to achieve 70Hz frequency stability. Each setting is measured for frequency stability, 
current regulation, THD, and efficiency. The input voltage is set to 12VDC to compare simulation 
to hardware. Results are presented in the following sections. 
Table 5-5: General Radio 940-E variable inductor measured parameters 
L (mH) RS (mΩ) 
0.99 82.03 
2.01 158.60 
2.97 174.02 
3.99 280.14 
4.99 282.72 
5.98 347.25 
6.99 409.82 
7.96 445.28 
8.98 508.12 
9.97 604.46 
 
5.3. Resonant Frequency Stability 
The dominant issue with resonant inverters is the sinusoid resonant frequency, which is 
dependent on load resistance. Ideal frequency of resonance, ωo, is established by the series 
inductance and capacitance of the SLR inverter, given by equation (3-5). The sinusoid ideal 
frequency of resonance occurs when resistive elements are absent in the SLR inverter. In practical 
circuits, a finite resistance is always present causing the ideal frequency of resonance to diminish. 
The diminished frequency is referred to as the damped frequency, ωd, and is given by equation (3-
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6). To further characterize the load dependent nature of the SLR inverter, the expected frequency 
of equation (3-6) is compared to the simulation model of Figure 5-1. 
Simulation of resonant frequency dependence on load is performed for the three 
previously designed simulation models. The parameters of these models are demonstrated in 
Table 5-1 to Table 5-3. For each model, the chosen optimum inductor and capacitor values 
remain constant while the load is varied from 0 to 4.5Ω in steps of 0.5Ω. The resonant frequency 
is measured in simulation for each load setting. The frequency is measured by applying a step 
input to the SLR inverter and measuring the time difference between the zero-crossings of the 
output voltage. This time difference corresponds to a half-period and is plotted vs the 
theoretically calculated frequency. The results of the simulation are shown in Figure 5-14-Figure 
5-16. Furthermore, Figure 5-1 demonstrates hardware results for the SLR inverter prototype. The 
simulation results validate the mathematical model for frequency given by equation (3-6). An 
error is observed for the prototype frequency stability, which is attributed to component 
tolerances. 
 
Figure 5-14: Resonant frequency vs. load for 50Hz design 
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Figure 5-15: Resonant frequency vs. load for 60Hz design 
 
 
Figure 5-16: Resonant frequency vs. load for 70Hz design 
Previously discussed in the literature, [25][26], demonstrate a promise for a low frequency 
electronically tunable inductor.  An electronically tunable inductor may be the solution to 
frequency stability in resonant inverters; thus, it is important to characterize the necessary 
inductance range to maintain stability. To determine the inductance range, inductance of the SLR 
inverter is varied in accordance with the load to maintain a stable frequency. The capacitor is kept 
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5
60.000
65.000
70.000
75.000
80.000
85.000
90.000
Load RL (Ω)
Fr
eq
u
en
cy
 (
H
z)
Frequency Stability (fd = 60Hz)
Calc.
Sim.
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5
70.000
75.000
80.000
85.000
90.000
95.000
100.000
Load RL (Ω)
Fr
eq
u
en
cy
 (
H
z)
Frequency Stability (fd = 70Hz)
Calc.
Sim.
Hardware
71 
 
constant, and the load is varied from 0 to 4.5Ω. For each load, a corresponding inductance is 
calculated using equation (3-6) and the results are shown in Figure 5-17. 
 
Figure 5-17: Inductance vs. load for constant frequency 
The inductance range required to maintain stability for the entire load range is far beyond the 
range of the electronically tunable inductor [25]. The inductance range of the tunable inductor is 
𝐿𝑚𝑎𝑥/𝐿𝑚𝑖𝑛 = 370%  as specified in [25]; thus, a load range from 2.9Ω to 4.5Ω is achievable, as 
shown by the data obtained from Figure 5-17. It is interesting to note that frequency stability 
cannot be maintained for load resistances above the optimum load. This is evident from equation 
(3-6), since a solution for the required inductance cannot be determined. A mathematical 
justification using equation (3-6) is shown below to understand the limits of the required 
inductance for a given load when capacitance is kept constant. 
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𝐿2𝜔𝑑
2 −
𝐿
𝐶
+
𝑅𝑡𝑜𝑡𝑎𝑙
2
4
= 0 
The required inductance vs. load resistance results in a quadratic equation. The load resistance 
term lies within 𝑅𝑡𝑜𝑡𝑎𝑙, which is the total series resistance of the circuit. To determine a solution 
to the quadratic equation, the quadratic formula is used, as shown below. 
𝐿 =
1
𝐶 ±
√
1
𝐶2
− 4(𝜔𝑑2) (
𝑅𝑡𝑜𝑡𝑎𝑙
2
4 )
2𝜔𝑑2
 
For a real solution to exist the square root term must always be greater than zero. Thus the limits 
of the load range for frequency stability may be determined by assuring this term is greater than 
or equal to 0. 
1
𝐶2
−𝜔𝑑
2𝑅𝑡𝑜𝑡𝑎𝑙
2 ≥ 0 
1
𝐶2
≥ 𝜔𝑑
2𝑅𝑡𝑜𝑡𝑎𝑙
2 
√
1
𝜔𝑑2𝐶2
≥ √𝑅𝑡𝑜𝑡𝑎𝑙
2 
1
𝜔𝑑𝐶
≥ 𝑅𝑡𝑜𝑡𝑎𝑙 
𝑋𝑐 ≥ 𝑅𝑡𝑜𝑡𝑎𝑙 (5-1) 
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The limiting factor of the load range is determined to be the reactance of the capacitor 
where 𝑋𝑐 =
1
𝜔𝑑𝐶
. These results show that it is not useful to vary the inductance to maintain 
stability, since the load range is limited to resistances below the optimum design value. 
Alternately, to achieve stability the capacitance may be varied as the load changes. The 
capacitance required to maintain low frequency stability for the 50-70Hz frequency range is on 
the order 10-4 Farads. Though electronically tunable capacitors exist, they are limited to the RF 
frequency range and thus frequency stability cannot be maintained with current technology.  
Although a mathematical solution cannot be determined for the frequency, forced 
switching may accomplish frequency stability, but at the cost of switching losses. When 
switching losses must be accounted, the mathematical model fails, thus a new set of equations, 
which include switching losses must be developed. This effect is demonstrated in the hardware 
results shown in Figure 5-18. The results demonstrate a nose curve for the inductance vs. load, 
which verifies the condition for resonance predicted by equation (5-1). Beyond the optimum 
inductance (i.e. 6.56mH), the load resistance must be diminished to maintain frequency stability; 
thus, frequency regulation for load resistances beyond the optimum operating load cannot be 
achieved without compromising switching losses. Additionally, required inductance to maintain 
frequency stability deviates from the calculated and simulated values. This is attributed to the 
increase in inductor parasitics as a function of inductance. Both calculation and simulation 
assume these parasitics remain constant; however, in practice greater parasitic resistances are 
expected for larger inductances, since more windings are required. This effect is demonstrated in 
the measured series resistance of the variable inductor shown in Table 5-5. 
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Figure 5-18: Frequency stability using variable inductance hardware results 
5.4. Load and Line Regulation 
Equation (3-16) reveals a linear relationship between output RMS current and input 
voltage. This allows for output power regulation of the SLR inverter by increasing or decreasing 
input voltage. The mathematical model used to develop equation (3-16) disregards initial 
conditions, thus the linear relationship between output current and input voltage must be verified 
via simulation. The linear relationship between output current and input voltage is verified in 
simulation via LTspice to determine the accuracy of the equation (3-16).     
Load and line regulation is simulated using the three SLR inverter models and their 
parameters are shown in Table 5-1 to Table 5-3. To demonstrate line regulation, the load is varied 
from 0Ω to 4.5Ω while frequency is kept constant. Frequency stability is achieved by adjusting 
inductance while optimum capacitance remains constant.  To simulate line regulation, three 
different input voltages are used to plot line regulation, which include 12V, 24V, and 48V. The 
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results of load and line regulation simulations for the 50Hz, 60Hz, and 70Hz inverter models is 
shown in Figure 5-19 to Figure 5-21, respectively.  
 
Figure 5-19: Load and line regulation for 50Hz design using variable inductance frequency 
stability 
 
Figure 5-20: Load and line regulation for 60Hz design using variable inductance frequency 
stability 
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Figure 5-21: Load and line regulation for 70Hz design using variable inductance frequency 
stability 
The results of load and line regulation from Figure 5-19 to Figure 5-21 demonstrate 
agreement between the expected and simulation values. Greater inaccuracies are observed near 
the optimum load of 4.5Ω, which is expected by the results shown in Figure 5-7 demonstrating 
the error between theoretical and steady state values of the output current. This confirms the 
linear relationship between the input voltage and output current; thus, voltage regulation at the 
input of the SLR inverter may be used to achieve output current regulation. Note that load 
resistance near the optimum load value of 4.5Ω requires less regulation. Specifically, for a small 
change in load resistance the output current remains fairly constant for load resistances within a 
range close to 4.5Ω. If frequency stability is maintained via variable inductance, the load 
resistance is limited by the reactance of the capacitor as shown by equation (5-1). This limits the 
regulation performance of the SLR inverter.  
In addition, it is important to note that in the event of a short-circuit condition (i.e. 
RL=0Ω) the output current is clamped to a finite value. This provides the circuit with inherent 
short circuit protection as predicted by equation (3-16), since the output current is not 
proportional to the load.  
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The three inverter models exhibit nearly identical load and line regulation. This effect 
demonstrates the output current of the SLR inverter is insensitive to the operational frequency 
between the range of 50Hz to 70Hz. This is expected for lower frequencies; however, as the 
operational frequency of the inverter increases the developed inverter model must consider the 
parasitic inductance and capacitances of all components.  
Hardware results shown in Figure 5-22 demonstrate a maximum output current deviation 
of 0.55Arms for a load range between 2.85Ω and 4.47Ω.  Note that regulation cannot be achieved 
beyond the optimum load of 4.5Ω. Once again, this is attributed to limitations imposed by 
equation (5-1). For inductances below the optimum design inductance the maximum error 
between simulation and hardware is 2.7%. This corresponds to the lower portion of the nose 
curve in Figure 5-22: Current regulation using variable inductance hardware results. 
 
Figure 5-22: Current regulation using variable inductance hardware results 
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5.5. Total Harmonic Distortion 
The series capacitor and inductor in the SLR inverter form a band pass filter, thus 
attenuating frequencies below and beyond the resonant frequency. A square wave input present at 
the switch node presents odd order harmonics of the switching frequency to the series capacitor 
and inductor. These harmonics diminish the power quality of the output; thus, measuring the 
harmonics produced is detrimental to system performance. Total harmonic distortion (THD) is 
defined as the ratio between the total RMS of harmonic content (not including fundamental) and 
RMS of the fundamental component. THD quantifies the effect of the odd order harmonics, 
where a large THD represents significant harmonic content with respect to the fundamental and 
low THD represents insignificant harmonic content with respect to the fundamental.  
The output current THD of each simulation model is measured using Fourier analysis 
provided by LTspice for a variable load resistance. The optimum capacitance is kept constant 
while inductance is varied in accordance with the load to maintain a stable output frequency. The 
Fourier analysis is performed for 10 cycles and measured to 10 harmonics. The results are plotted 
in Figure 5-23. 
 
Figure 5-23: Output current THD vs. load for constant frequency using variable inductance 
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The THD simulation results have corresponding performance for the three simulation 
models, as shown in Figure 5-23. This demonstrates the THD is dependent on the load and 
independent of the operating frequency. In addition, THD above 25% is observed for load 
resistances below the optimum design load resistance of 4.5Ω. Once again, this suggest the 
variable inductance method for frequency stability is impractical, since frequency regulation is 
only attainable for load resistances below the designed load, which result in THD above 25%. 
Hardware results of THD are demonstrated in Figure 5-24: THD using variable 
inductance hardware results. This THD is equivalent to current THD, since this measurement is 
taken across a linear resistive load. At the point of maximum resistance (4.5Ω), a 30.35% THD is 
measured in hardware. Similarly, simulation demonstrates 26.83% at maximum resistance; thus 
corresponding to an error of 11.5%. Note that a lower THD is observed for increasing inductance; 
which agrees to simulation results. Simulation results of Figure 5-23 correspond to higher portion 
of the nose curve demonstrated in Figure 5-24. 
 
Figure 5-24: THD using variable inductance hardware results 
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5.6. Efficiency 
Equation (3-26) demonstrates the efficiency of the SLR inverter is strictly a function of 
the resistive elements in the series path. This assumes switching losses are neglected due to ZCS 
of the SLR inverter. To verify the ZCS and the efficiency model predicted by equation (3-26) an 
efficiency simulation is conducted for the three models. A total simulation time of 500ms of 
steady state data is obtained to measure the efficiency for load resistances between 0Ω and 4.5Ω. 
Frequency is kept constant by varying the inductance in accordance with the load resistance, 
while the optimum capacitance is fixed. Efficiency is measured by taking the ratio between the 
average power of the load and source. Simulation results are compared to the theoretical 
efficiency and plotted in Figure 5-25. 
  
Figure 5-25: Efficiency vs. load resistance for constant frequency using variable inductance 
 Figure 5-25 demonstrates the agreement between theoretical (Calc.) and simulated 
efficiency. Equation (3-26) predicts efficiency increases as the ratio between the load and total 
path impedance increases; thus, higher efficiencies may be realized by either diminishing 
parasitic resistances, or increasing the load resistance. Frequency stability via variable inductance 
limits the load resistance and therefore the efficiency of the SLR inverter. 
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Efficiency results obtained from hardware are demonstrated in Figure 5-26. Measured 
hardware efficiency is significantly less than simulation. This attributed to the increasing parasitic 
resistances as a function of increasing inductance. Simulation assumes series parasitic resistances 
remain constant as inductance increases; however, inductor series resistance increases as 
inductance increases, as demonstrated in Table 5-5. Additionally, hysteresis and eddy current 
losses are unaccounted for in simulation. These losses are proportional to the current through the 
inductor. To obtain an accurate model, inductor parasitic losses must be measured under loaded 
conditions. 
 
Figure 5-26: Hardware efficiency using variable inductance frequency stability 
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 Conclusion 
6.1. Summary 
Results between simulation and hardware demonstrate accuracy of the mathematical 
model for inductances below the optimum operating point. Inductances beyond this range are 
impacted by capacitor initial conditions imposed on a cycle to cycle basis. Calculated 
current/voltage error between simulation and hardware results in a 2.5% maximum for 
inductances within the model range. Current regulation in hardware demonstrates a 70mARMS 
deviation for a 0.71Ω load change. The linear relationship between input voltage and output 
current may be utilized to achieve accurate current regulation.  
Optimum inductor value selection is beneficial when designing for a load with greater 
load resistance than inductive parasitic resistances. It is evident from results that the inductor is a 
crucial component of the SLR inverter, since majority of losses are attributed to the inductor. This 
requires and inductor with large quality factor to obtain high efficiency. A significant efficiency 
error between simulation and hardware is attributed to inductor performance. Simulations assume 
constant parasitic resistances for variable inductance; however, hardware results demonstrate a 
significant dependence between inductance and parasitic components. Hysteretic and eddy 
current losses are unaccounted in both simulation and hardware. To obtain superior performance 
the designer must fully characterize the load and ensure a large ratio exists between load and 
parasitic resistances. 
Hardware results show that increasing inductance reduces THD, but at the cost of 
increasing the size of magnetics. THD is a crucial component to sensitive loads, since harmonics 
with significant influence can cause instability in a system. Additionally, these harmonics can 
cause premature failure in mechanical equipment such as motors. To understand the impact of 
harmonics on motors, the inductive nature of the motor must first be characterized. If the 
inductance of the motor is significant, THD may be minimized. Additionally, a tunable magneto-
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electric inductor, [25], may be implemented in series with motor to achieve frequency stability. 
However, performance is limited by the load range, since loads greater than the reactance of the 
resonant capacitor result in switching losses. 
Output frequency stability can only be maintained for loads below the reactance of the 
resonant capacitor. Loads beyond the reactance of the resonant capacitor result in switching 
losses. Thus, optimum inductor selection is based on a maximum load resistance, so as to achieve 
ZCS for loads below the maximum load resistance. However, efficiency and THD are negatively 
impacted for decreasing load resistance. The designer must seek a balance between efficiency and 
inductance based on the proposed design equations. For any case, the designer must ensure a full 
characterization of the inductor and load to determine appropriate design parameters. 
6.2. Potential Applications 
Harmonic distortion and low-efficiency of the hardware results suggest applications of 
the SLR inverter are limited. ZCS is the most attractive trait of the SLR inverter. Reduction in 
switching losses increases efficiency and reduces heating. THD is the greatest limiting feature of 
the SLR inverter, since pronounced harmonics of the fundamental frequency may cause 
mechanical failure in motors. Additionally, THD may cause significant electro-magnetic 
emissions; thus, compromising EMC requirement for high fidelity applications. Low power 
applications are more likely, since magnitude of harmonics are diminished, thus emit less electro-
magnetic radiation. Most AC applications drive motors, with the exception of lighting; thus, 
motors must be further investigated with the SLR inverter topology. From the data gathered in 
this thesis, high voltage low power motors are the most practical loads; however, greater research 
must be placed on load characterization to confirm a definitive application for SLR inverters.  
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6.3. Future Developments 
During the works of this thesis, additional methods of improving the SLR inverter were 
continually realized. This section focuses on demonstrating relevant improvements for the SLR 
inverter.  
6.3.1. State Space Model 
The mathematical model proposed in this thesis uses a transfer function method. 
From results, the model is only accurate for inductances below the optimum value. 
Inductances above the optimum value result in an error attributed to initial conditions 
imposed on the capacitor. A more accurate model may be developed using a state space 
method. The state space model allows for consideration of initial conditions; thus, a more 
accurate model may be achieved.  
6.3.2. Resonant Frequency Control 
Frequency control in the SLR inverter prototype is achieved using the IRS2153 self-
oscillating half-bridge driver. This method requires manual adjustment of a potentiometer to 
regulate frequency. Alternatively, self-oscillating structures have been proposed in the 
literature [23]. This structure utilizes the resonant current through the inductor to actuate half-
bridge switches; however, this is impractical for low frequency applications, due to the size 
of magnetic components. Similarly, a resonant current control strategy using current sensing 
eliminates the need for additional magnetic components and provides a self-resonating 
control.  
6.3.3. Output Voltage/Current Regulation 
The linear relationship between output voltage/current and supply voltage allow for 
regulation using a variable input voltage. Regulation may be implemented using a DC/DC 
converter that uses feedback from the output of the SLR inverter. An appropriate control 
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strategy and DC/DC converter topology must be selected to optimize inverter load range. 
High voltage DC/DC converters are of preference due to ZCS of the SLR inverter. 
6.3.4. Load Characterization 
The gathered results demonstrate a great emphasis on load characterization. Motors 
have the greatest need for AC power; thus, investigation of suitable motor topologies is 
detrimental to SLR performance. Selected motors must be characterized experimentally to 
recognize SLR inverter performance based on the model developed in this thesis. Relevant 
parameters include operating inductance range, load, and losses. 
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Appendix A: LTspice Half-Bridge Controller Module 
Author: K. M.  
Source: http://home.scarlet.be/nap0/ltspice/index.html 
Date Accessed: January 12, 2016 
 
* ----------------------------------------------------------------
------------------------------------- 
* Control library for LTSpice   KM 2008 
* ----------------------------------------------------------------
------------------------------------- 
* The models and results are believed to be accurate, but the 
author cannot take any  
* responsibility for possible damage caused by mistakes or 
inaccuracies. 
* The content on this site is distributed in the hope that it will 
be useful, but WITHOUT ANY WARRANTY; 
* without even the implied warranty of MERCHANTABILITY or FITNESS 
FOR A PARTICULAR PURPOSE. 
* 
* Use with SwitcherCAD III program, best to turn 'Skip initial 
operating point solution' option ON when  
* doing transient simulation. 
*  
* See http://home.scarlet.be/kpm/ 
* ----------------------------------------------------------------
------------------------------------- 
* pulse width modulator with complementary outputs 
*  
* Parameters: 
* f : frequency of generated PWM signal 
* Vhigh : High level of generated PWM signal 
* Vlow : Low level of generated PWM signal 
* Range : range in which the input signal may vary, 0V gives 0% 
duty-cycle,  
*  <Range> V gives 100% duty-cycle 
*  When the input signal goes outside Range, there is no 
problem only the duty-cycle  
*  saturates to 0% or 100% 
.subckt pwm2 IN OUT OUTN GND GNDN  
Bin GND 1 I=if(((Time-floor(Time*f)/f)*Range*f) < v(IN,GND), 1, 0) 
Rin 1 GND 1 
Bout GNDN OUTN I=if(absdelay(v(1,GND),deadtime)*v(1,GND) > .5, Vhigh, 
Vlow) 
Rout GNDN OUTN 1 
B2 GND 2 I=(1-v(1,GND)) 
R2 GND 2 1 
Bout2 GND OUT I=if(absdelay(v(2,GND),deadtime)*v(2,GND) > .5, Vhigh, 
Vlow) 
Rout2 GND OUT 1 
.ends 
 
